From WikiChip
Difference between revisions of "university of manchester/spinnaker"
< university of manchester

m (filled in values from the architecture overview)
m
Line 11: Line 11:
 
|isa family=ARM
 
|isa family=ARM
 
|microarch=ARM968
 
|microarch=ARM968
|die area=102
+
|die area=102 mm²
 
|die length=10.386 mm
 
|die length=10.386 mm
 
|die width=9.786 mm
 
|die width=9.786 mm

Revision as of 12:42, 18 May 2018

Template:SpiNNaker

Edit Values
SpiNNaker
General Info
DesignerAPT Advanced Processor Technologies Research Group
MarketServer
Introduction20th May, 2011 (launched)
General Specs
Frequency200 MHz
Neuromorphic Specs
Neurons1,000,000,000
Microarchitecture
ISAARMv9 (ARM)
MicroarchitectureARM968
Die102 mm²
10.386 mm × 9.786 mm
MCPYes (2 dies)
Cores18
Max Memory128 MiB
Multiprocessing
Max SMP1,036,800-Way (Multiprocessor)
Electrical
Power dissipation1.6 W


References

  • Furber et al. "Overview of the SpiNNaker System Architecture" IEEE Transactions On Computers, Vol. 62, No. 12, December 2013
base frequency200 MHz (0.2 GHz, 200,000 kHz) +
core count18 +
designerAPT Advanced Processor Technologies Research Group +
die area102 mm² (0.158 in², 1.02 cm², 102,000,000 µm²) +
die count2 +
die length10.386 mm (1.039 cm, 0.409 in, 10,386 µm) +
die width9.786 mm (0.979 cm, 0.385 in, 9,786 µm) +
first launchedMay 20, 2011 +
full page nameuniversity of manchester/spinnaker +
instance ofneuromorphic chip +
is multi-chip packagetrue +
isaARMv9 +
isa familyARM +
ldateMay 20, 2011 +
market segmentServer +
max cpu count1,036,800 +
max memory128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB, 1.220703e-4 TiB) +
microarchitectureARM968 +
nameSpiNNaker +
neuron count1,000,000,000 +
power dissipation1.6 W (1,600 mW, 0.00215 hp, 0.0016 kW) +
smp max ways1,036,800 +