From WikiChip
Difference between revisions of "intel/cpuid"
(some more) |
|||
Line 21: | Line 21: | ||
|- | |- | ||
| {{intel|Skylake Y|Y|l=core}}/{{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]] | | {{intel|Skylake Y|Y|l=core}}/{{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]] | ||
+ | |- | ||
+ | | {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]] | ||
|- | |- | ||
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | | {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | ||
Line 27: | Line 29: | ||
|- | |- | ||
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}/{{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]] | | {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}/{{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]] | ||
+ | |- | ||
+ | | {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]] | ||
+ | |- | ||
+ | | {{intel|Haswell (Server)|l=arch}} || {{intel|Haswell E|E|l=core}} || 0 || 0x6 || 0x3 || 0xF || [[Family 6 Model 63]] | ||
|- | |- | ||
| {{intel|Ivy Bridge (Server)|l=arch}} || {{intel|Ivy Bridge E|E|l=core}} || 0 || 0x6 || 0x3 || 0xE || [[Family 6 Model 62]] | | {{intel|Ivy Bridge (Server)|l=arch}} || {{intel|Ivy Bridge E|E|l=core}} || 0 || 0x6 || 0x3 || 0xE || [[Family 6 Model 62]] | ||
Line 47: | Line 53: | ||
|} | |} | ||
− | + | [[category:intel]] | |
− | + | [[category:x86]] | |
− |
Revision as of 21:08, 28 January 2018
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture: