From WikiChip
Difference between revisions of "intel/cpuid"
< intel

(more)
Line 29: Line 29:
 
|-
 
|-
 
| {{intel|Goldmont|l=arch}} || {{intel|Denverton|l=core}} || 0 || 0x6 || 0x5 || 0xF || [[Family 6 Model 95]]
 
| {{intel|Goldmont|l=arch}} || {{intel|Denverton|l=core}} || 0 || 0x6 || 0x5 || 0xF || [[Family 6 Model 95]]
 +
|-
 +
| {{intel|Goldmont Plus|l=arch}} || {{intel|Gemini Lake|l=core}} || 0 || 0x6 || 0x7 || 0xA || [[Family 6 Model 122]]
 +
|-
 +
| &nbsp;
 +
|-
 +
| {{intel|Knights Landing|l=arch}} || || 0 || 0x6 || 0x5 || 0x7 || [[Family 6 Model 87]]
 +
|-
 +
| {{intel|Knights Mill|l=arch}} || || 0 || 0x6 || 0x8 || 0x5 || [[Family 6 Model 133]]
 
|}
 
|}
  

Revision as of 20:46, 28 January 2018

Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:


Under construction icon-blue.svg This article is a work in progress!
Microarchitecture Core Extended Family Family Extended Model Model
Cannon Lake U 0 0x6 0x6 0x6 Family 6 Model 102
Coffee Lake S/H 0 0x6 0x9 0xE Family 6 Model 158
Kaby Lake DT/H/S/X 0 0x6 0x9 0xE Family 6 Model 158
Y/U 0 0x6 0x8 0xE Family 6 Model 142
Skylake X/SP 0 0x6 0x5 0x5 Family 6 Model 85
DT/H/S 0 0x6 0x5 0xE Family 6 Model 94
Y/U 0 0x6 0x4 0xE Family 6 Model 78
 
Sandy Bridge M 0 0x6 0x2 0xA Family 6 Model 42
 
Goldmont Denverton 0 0x6 0x5 0xF Family 6 Model 95
Goldmont Plus Gemini Lake 0 0x6 0x7 0xA Family 6 Model 122
 
Knights Landing 0 0x6 0x5 0x7 Family 6 Model 87
Knights Mill 0 0x6 0x8 0x5 Family 6 Model 133


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cpuid&oldid=73241"