From WikiChip
Difference between revisions of "phytium/feiteng/ft-1500a-16"
m (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{phytium title|FT-1500A/16}} | {{phytium title|FT-1500A/16}} | ||
− | {{ | + | {{chip |
| name = FT-1500A/16 | | name = FT-1500A/16 | ||
| no image = Yes | | no image = Yes |
Revision as of 16:31, 13 December 2017
Edit Values | |
FT-1500A/16 | |
General Info | |
Designer | Phytium |
Manufacturer | TSMC |
Model Number | FT-1500A/16 |
Market | Workstation |
Introduction | March 26, 2015 (announced) July 26, 2016 (launched) |
General Specs | |
Family | FT-1500A |
Frequency | 1500 MHz |
Clock multiplier | 30 |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Core Name | Xiaomi FTC660 |
Process | 28 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 16 |
Electrical | |
Power dissipation | 35 W |
Vcore | 0.9 V |
VI/O | 1.8 V |
FT-1500A/16 is a hexadeca-core 64-bit ARM system on chip developed by Phytium and introduced in 2016. Manufactured on a 28 nm process, the chip operates at 1.5 GHz and dissipates a maximum of 35 W. This chip is designed for server, communication, and infrastructure applications.
Cache
Cache Info [Edit Values] | ||
L1I$ | 512 KiB 524,288 B 0.5 MiB |
16x32 KiB (per core) |
L1D$ | 512 KiB 524,288 B 0.5 MiB |
15x32 KiB (per core) |
L2$ | 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB |
16x512 KiB |
L3$ | 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller | |
Type | DDR3-1600 |
Controllers | 4 |
ECC Support | No |
Max bandwidth | 51.2 GB/s |
Expansions
![]() |
Expansion Options
|
|||||||||||
|
Networking
- 2x Gigabit Ethernet Interfaces
Networking | |
10Base-T | Yes |
100Base-T | Yes |
1000Base-T | Yes |
Documents
Datasheet
Facts about "FT-1500A/16 - Phytium"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | FT-1500A/16 - Phytium#io + |
l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max pcie lanes | 32 + |