From WikiChip
Difference between revisions of "intel/xeon e5/e5-2679 v4"
< intel‎ | xeon e5

m (Bot: Replacing old {{mpu expansions}} template with {{expansions}})
m (Bot: moving all {{mpu}} to {{chip}})
 
Line 1: Line 1:
 
{{intel title|Xeon E5-2679 v4}}
 
{{intel title|Xeon E5-2679 v4}}
−
{{mpu
+
{{chip
 
| name                = Xeon E5-2679 v4
 
| name                = Xeon E5-2679 v4
 
| no image            = Yes
 
| no image            = Yes

Latest revision as of 15:28, 13 December 2017

Edit Values
Xeon E5-2679 v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2679 v4
Part NumberCM8066002647800
S-SpecSR2K5
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency2,500 MHz
Turbo FrequencyYes
Turbo Frequency3,300 MHz (1 core),
3,300 MHz (2 cores),
3,200 MHz (3 cores),
3,200 MHz (4 cores),
3,200 MHz (5 cores),
3,200 MHz (6 cores),
3,200 MHz (7 cores),
3,200 MHz (8 cores),
3,200 MHz (9 cores),
3,200 MHz (10 cores),
3,200 MHz (11 cores),
3,200 MHz (12 cores),
3,200 MHz (13 cores),
3,200 MHz (14 cores),
3,200 MHz (15 cores),
3,200 MHz (16 cores),
3,200 MHz (17 cores),
3,200 MHz (18 cores),
3,200 MHz (19 cores),
3,200 MHz (20 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier25
CPUID406F1
Microarchitecture
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingB0
Process14 nm
Transistors7,200,000,000
TechnologyCMOS
Die456.12 mm²
Word Size64 bit
Cores20
Threads40
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP200 W
Tcase0 °C – ? °C
Tstorage-25 °C – 125 °C

The Xeon E5-2679 v4 is a 64-bit icosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 2S environments. Operating at 2.5 GHz with a turbo boost frequency of 3.3 GHz for a single active core, this MPU has a TDP of 200 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 640 KiB
655,360 B
0.625 MiB
20x32 KiB 8-way set associative (per core, write-back)
L1D$ 640 KiB
655,360 B
0.625 MiB
20x32 KiB 8-way set associative (per core, write-back)
L2$ 5 MiB
5,120 KiB
5,242,880 B
0.00488 GiB
20x256 KiB 8-way set associative (per core, write-back)
L3$ 50 MiB
51,200 KiB
52,428,800 B
0.0488 GiB
20x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2679_v4&oldid=70998"
Facts about "Xeon E5-2679 v4 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2679 v4 - Intel#io +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1d$ description8-way set associative +
l1d$ size640 KiB (655,360 B, 0.625 MiB) +
l1i$ description8-way set associative +
l1i$ size640 KiB (655,360 B, 0.625 MiB) +
l2$ description8-way set associative +
l2$ size5 MiB (5,120 KiB, 5,242,880 B, 0.00488 GiB) +
l3$ description20-way set associative +
l3$ size50 MiB (51,200 KiB, 52,428,800 B, 0.0488 GiB) +
max pcie lanes40 +