Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-iii+/amd-k6-iii+-450acz"
m (Bot: corrected param) |
m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) |
||
| Line 109: | Line 109: | ||
== Features == | == Features == | ||
| − | {{ | + | {{x86 features |
| mmx = Yes | | mmx = Yes | ||
| emmx = Yes | | emmx = Yes | ||
Revision as of 14:44, 13 December 2017
Template:mpu AMD-K6-III+/400ACZ is a 32-bit x86 mobile microprocessor designed by AMD and introduced in early 2000. This MPU which was manufactured on a 0.18 µm process, based on K6-III microarchitecture, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4 with a maximum power dissipation rating of 16 W and a typical rating of 12.6 W.
Cache
- Main article: K6-III § Cache
L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 4-way set associative (shared) |
Graphics
This processors has no integrated graphics processing unit.
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||
|
||||||||
- Auto-power down state
- Stop clock state
- Halt state
Facts about "AMD-K6-III+/400ACZ - AMD"
| l1d$ description | 2-way set associative + |
| l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |