From WikiChip
Difference between revisions of "intel/xeon e5/e5-2699 v4"
< intel‎ | xeon e5

(→‎Benchmarks)
(→‎Benchmarks)
Line 195: Line 195:
 
{{benchmarks main
 
{{benchmarks main
 
|
 
|
−
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00024.html|test_timestamp=2016-10-16 23:43:00-0400|chip_count=44|core_count=44|copies_count=0|vendor=HPE|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)|SPECspeed2017_fp_base=1|SPECspeed2017_fp_peak=6.16}}
+
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00024.html|test_timestamp=2016-10-16 23:43:00-0400|chip_count=2|core_count=44|thread_count=44|vendor=HPE|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)|SPECspeed2017_fp_base=1|SPECspeed2017_fp_peak=6.16}}
−
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00025.html|test_timestamp=2016-12-09 02:21:01-0500|chip_count=44|core_count=44|copies_count=0|vendor=HPE|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)|SPECspeed2017_int_base=1|SPECspeed2017_int_peak=5.8}}
+
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00025.html|test_timestamp=2016-12-09 02:21:01-0500|chip_count=2|core_count=44|thread_count=44|vendor=HPE|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)|SPECspeed2017_int_base=1|SPECspeed2017_int_peak=5.8}}
 
}}
 
}}

Revision as of 16:24, 26 November 2017

Template:mpu The Xeon E5-2699 v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 704 KiB
720,896 B
0.688 MiB
22x32 KiB 8-way set associative (per core, write-back)
L1D$ 704 KiB
720,896 B
0.688 MiB
22x32 KiB 8-way set associative (per core, write-back)
L2$ 5.5 MiB
5,632 KiB
5,767,168 B
0.00537 GiB
22x256 KiB 8-way set associative (per core, write-back)
L3$ 55 MiB
56,320 KiB
57,671,680 B
0.0537 GiB
22x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions

Template:mpu expansions

Features

Template:mpu features

Benchmarks

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2016-10-16 23:43:00-0400
Chips: 2, Cores: 44, Threads: 44
benchmarks.svg
Vendor: HPE
System: ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)
SPECspeed2017_fp_base: 1
SPECspeed2017_fp_peak: 6.16
Test: SPEC CPU2017
Tested: 2016-12-09 02:21:01-0500
Chips: 2, Cores: 44, Threads: 44
benchmarks.svg
Vendor: HPE
System: ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)
SPECspeed2017_int_base: 1
SPECspeed2017_int_peak: 5.8
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2699_v4&oldid=68407"
Facts about "Xeon E5-2699 v4 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2699 v4 - Intel + and Xeon E5-2699 v4 - Intel +
l1d$ description8-way set associative +
l1d$ size704 KiB (720,896 B, 0.688 MiB) +
l1i$ description8-way set associative +
l1i$ size704 KiB (720,896 B, 0.688 MiB) +
l2$ description8-way set associative +
l2$ size5.5 MiB (5,632 KiB, 5,767,168 B, 0.00537 GiB) +
l3$ description20-way set associative +
l3$ size55 MiB (56,320 KiB, 57,671,680 B, 0.0537 GiB) +