From WikiChip
Difference between revisions of "intel/xeon e5/e5-2650 v4"
< intel‎ | xeon e5

m (Bot: corrected param)
Line 171: Line 171:
 
| intel at    =  
 
| intel at    =  
 
| intel ipt  =  
 
| intel ipt  =  
 +
}}
 +
 +
== Benchmarks ==
 +
{{benchmarks main
 +
|
 +
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171002-00075.html|test_timestamp=2017-10-03 11:47:03-0400|chip_count=2|core_count=24|copies_count=48|vendor=Inspur Corporation|system=Inspur NF5170M4 (Intel Xeon E5-2650 v4)|SPECrate2017_int_base=105|SPECrate2017_int_peak=112}}
 
}}
 
}}

Revision as of 02:15, 26 November 2017

Template:mpu The Xeon E5-2650 v4 is a 64-bit dodeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for advanced 2S environments (1U square form factor). Operating at 2.2 GHz with a turbo boost frequency of 2.9 GHz for a single active core, this MPU has a TDP of 105 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 384 KiB
393,216 B
0.375 MiB
12x32 KiB 8-way set associative (per core, write-back)
L1D$ 384 KiB
393,216 B
0.375 MiB
12x32 KiB 8-way set associative (per core, write-back)
L2$ 3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
12x256 KiB 8-way set associative (per core, write-back)
L3$ 30 MiB
30,720 KiB
31,457,280 B
0.0293 GiB
12x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions

Template:mpu expansions

Features

Template:mpu features

Benchmarks

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2017-10-03 11:47:03-0400
Chips: 2, Cores: 24, Copies: 48
benchmarks.svg
Vendor: Inspur Corporation
System: Inspur NF5170M4 (Intel Xeon E5-2650 v4)
SPECrate2017_int_base: 105
SPECrate2017_int_peak: 112
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2650_v4&oldid=68347"
Facts about "Xeon E5-2650 v4 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2650 v4 - Intel +
l1d$ description8-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ description20-way set associative +
l3$ size30 MiB (30,720 KiB, 31,457,280 B, 0.0293 GiB) +