From WikiChip
Difference between revisions of "renesas/r-car/m3 (sip)"
< renesas‎ | r-car

Line 1: Line 1:
−
{{renesas title|R-Car M3 (SiP}}
+
{{renesas title|R-Car M3 (SiP}}}
 
{{mpu
 
{{mpu
 
|name=R-Car M3 (SiP)
 
|name=R-Car M3 (SiP)
Line 35: Line 35:
  
 
This model is an [[SiP]] variant of the {{\\|M3}} which include the DDR memory on-package.
 
This model is an [[SiP]] variant of the {{\\|M3}} which include the DDR memory on-package.
 +
 +
== Cache ==
 +
{{main|arm holdings/microarchitectures/cortex-a53#Memory_Hierarchy|arm holdings/microarchitectures/cortex-a57#Memory_Hierarchy|l1=Cortex-A53 § Cache|l2=Cortex-A57 § Cache}}
 +
{{cache size
 +
|l1 cache=544 KiB
 +
|l1i cache=256 KiB
 +
|l1i break=2x48+5x32 KiB
 +
|l1d cache=288 KiB
 +
|l1d break=9x32 KiB
 +
|l2 cache=1.5 MiB
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR4-3200
 +
|ecc=No
 +
|controllers=1
 +
|channels=2
 +
|width=32 bit
 +
|max bandwidth=11.92 GiB/s
 +
|bandwidth schan=5.96 GiB/s
 +
|bandwidth dchan=11.92 GiB/s
 +
}}

Revision as of 04:44, 23 July 2017

} Template:mpu R-Car M3 is a 64-bit hepta-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016. The M3 incorporates four Cortex-A53 cores, two Cortex-A57, and an additional Cortex-R7 core for real-time processing. This chip supports up to dual-channel LPDDR4-3200 memory.

This model is an SiP variant of the M3 which include the DDR memory on-package.

Cache

Main articles: Cortex-A53 § Cache and Cortex-A57 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$544 KiB
557,056 B
0.531 MiB
L1I$256 KiB
262,144 B
0.25 MiB
2x48+5x32 KiB  
L1D$288 KiB
294,912 B
0.281 MiB
9x32 KiB  
L2$1.5 MiB
1,536 KiB
1,572,864 B
0.00146 GiB
     

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4-3200
Supports ECCNo
Controllers1
Channels2
Width32 bit
Max Bandwidth11.92 GiB/s
12,206.08 MiB/s
12.799 GB/s
12,799.003 MB/s
0.0116 TiB/s
0.0128 TB/s
Bandwidth
Single 5.96 GiB/s
Double 11.92 GiB/s
Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/m3_(sip)&oldid=56040"
Facts about "R-Car M3 (SiP) - Renesas"
RDF feed
has ecc memory supportfalse +
l1$ size544 KiB (557,056 B, 0.531 MiB) +
l1d$ size288 KiB (294,912 B, 0.281 MiB) +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels2 +
supported memory typeLPDDR4-3200 +