From WikiChip
Difference between revisions of "intel/core i3/i3-6100t"
< intel‎ | core i3

Line 72: Line 72:
 
|l3 break=2x1.5 MiB
 
|l3 break=2x1.5 MiB
 
|l3 policy=write-back
 
|l3 policy=write-back
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR3L-1600
 +
|type 2=DDR4-2133
 +
|ecc=Yes
 +
|max mem=64 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=31.79 GiB/s
 +
|bandwidth schan=15.89 GiB/s
 +
|bandwidth dchan=31.79 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 16
 +
| pcie config        = 1x16
 +
| pcie config 2      = 2x8
 +
| pcie config 3      = 1x8+2x4
 
}}
 
}}
  
 
== Graphics ==
 
== Graphics ==
−
{{integrated graphic
+
{{integrated graphics
−
| gpu               = Intel HD Graphics 530
+
| gpu                 = HD Graphics 530
−
| device id         = 0x1912
+
| device id           = 0x1912
−
| displays           = 3
+
| designer            = Intel
−
| frequency         = 350 MHz
+
| execution units    = 24
−
| max frequency     = 950 MHz
+
| max displays       = 3
−
| max memory         = 64 GiB
+
| max memory          = 64 GiB
−
| output edp         = Yes
+
| frequency           = 350 MHz
−
| output dp         = Yes
+
| max frequency       = 950 MHz
−
| output hdmi       = Yes
+
 
−
| output vga         =  
+
| output crt          =
−
| output dvi         = Yes
+
| output sdvo         =  
 +
| output dsi          =
 +
| output edp         = Yes
 +
| output dp           = Yes
 +
| output hdmi         = Yes
 +
| output vga         =  
 +
| output dvi         = Yes
 +
 
 
| directx ver        = 12
 
| directx ver        = 12
 
| opengl ver        = 4.4
 
| opengl ver        = 4.4
Line 102: Line 131:
 
| max res vga freq  =  
 
| max res vga freq  =  
  
−
| intel quick sync   = Yes
+
| features            = Yes
−
| intel intru 3d     = Yes
+
| intel quick sync     = Yes
−
| intel insider     = Yes
+
| intel intru 3d       = Yes
−
| intel widi         = Yes
+
| intel insider       =  
−
| intel fdi         =  
+
| intel widi           =  
−
| intel clear video = Yes
+
| intel fdi           =  
−
}}
+
| intel clear video   = Yes
−
 
+
| intel clear video hd = Yes
−
== Memory controller ==
 
−
{{integrated memory controller
 
−
| type              = DDR3L-1333
 
−
| type 2            = DDR3L-1600
 
−
| type 3            = DDR4-1866
 
−
| type 4            = DDR4-2133
 
−
| controllers        = 1
 
−
| channels          = 2
 
−
| ecc support        = Yes
 
−
| max bandwidth      = 34.1 GB/s
 
−
| bandwidth schan    =
 
−
| bandwidth dchan    =
 
−
| bandwidth tchan    =
 
−
| bandwidth qchan    =
 
−
| max memory        = 64 GiB
 
−
}}
 
−
 
 
−
== Expansions ==
 
−
{{mpu expansions
 
−
| pcie revision      = 3.0
 
−
| pcie lanes        = 16
 
−
| pcie config        = 1x16
 
−
| pcie config 1      = 2x8
 
−
| pcie config 2      = 1x8+2x4
 
−
| usb revision      =
 
−
| usb revision 2    =
 
−
| usb ports          =
 
−
| sata ports        =
 
−
| integrated lan    =
 
−
| uart              =
 
−
| gp io              =
 
 
}}
 
}}
 +
{{skylake hardware accelerated video table|col=1}}
  
−
== Features ==  
+
== Features ==
−
{{mpu features
+
{{x86 features
−
| em64t      = Yes
+
|real=Yes
−
| nx          = Yes
+
|protected=Yes
−
| txt        =  
+
|smm=Yes
−
| tsx        =  
+
|fpu=Yes
−
| vpro        =  
+
|x8616=Yes
−
| ht          = Yes
+
|x8632=Yes
−
| tbt1        =
+
|x8664=Yes
−
| tbt2        =  
+
|nx=Yes
−
| bpt        =  
+
|mmx=Yes
−
| vt-x        = Yes
+
|emmx=Yes
−
| vt-d        = Yes
+
|sse=Yes
−
| ept        = Yes
+
|sse2=Yes
−
| mmx        = Yes
+
|sse3=Yes
−
| sse        = Yes
+
|ssse3=Yes
−
| sse2        = Yes
+
|sse41=Yes
−
| sse3        = Yes
+
|sse42=Yes
−
| ssse3      = Yes
+
|sse4a=No
−
| sse4        = Yes
+
|avx=Yes
−
| sse4.1      = Yes
+
|avx2=Yes
−
| sse4.2      = Yes
+
|avx512=No
−
| aes         = Yes
+
|abm=Yes
−
| pclmul      = Yes
+
|tbm=No
−
| avx        = Yes
+
|bmi1=Yes
−
| avx2        = Yes
+
|bmi2=Yes
−
| bmi        = Yes
+
|fma3=Yes
−
| bmi1        = Yes
+
|fma4=No
−
| bmi2        = Yes
+
|aes=Yes
−
| f16c        = Yes
+
|rdrand=Yes
−
| fma3        = Yes
+
|sha=No
−
| mpx         = Yes
+
|xop=No
−
| sgx         = Yes
+
|adx=Yes
−
| eist        = Yes
+
|clmul=Yes
−
| secure key  = Yes
+
|f16c=Yes
−
| os guard    = Yes
+
|tbt1=No
−
| intel at    =  
+
|tbt2=No
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=No
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=No
 +
|sgx=Yes
 +
|securekey=Yes
 +
|osguard=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 
}}
 
}}

Revision as of 15:22, 8 July 2017

Template:mpu Core i3-6100T is a 64-bit dual-core low-end desktop performance microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 3.2 GHz with a TDP of 35 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 950 MHz.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
  2x1.5 MiB write-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3L-1600, DDR4-2133
Supports ECCYes
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth31.79 GiB/s
32,552.96 MiB/s
34.134 GB/s
34,134.253 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Single 15.89 GiB/s
Double 31.79 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 2x8, 1x8+2x4


Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics 530
DesignerIntelDevice ID0x1912
Execution Units24Max Displays3
Max Memory64 GiB
65,536 MiB
67,108,864 KiB
68,719,476,736 B
Frequency350 MHz
0.35 GHz
350,000 KHz
Burst Frequency950 MHz
0.95 GHz
950,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @24 Hz
DP4096x2304 @60 Hz
eDP4096x2304 @60 Hz
Standards
DirectX12
OpenGL4.4
OpenCL2.0
DP1.2
eDP1.3
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video
Intel Clear Video HD

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
EISTEnhanced SpeedStep Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i3/i3-6100t&oldid=53270"
Facts about "Core i3-6100T - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i3-6100T - Intel#io +
device id0x1912 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Software Guard Extensions + and Secure Key Technology +
has intel enhanced speedstep technologytrue +
has intel secure key technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has x86 advanced encryption standard instruction set extensiontrue +
integrated gpuHD Graphics 530 +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units24 +
integrated gpu max frequency950 MHz (0.95 GHz, 950,000 KHz) +
integrated gpu max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
max memory bandwidth31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max pcie lanes16 +
supported memory typeDDR3L-1600 + and DDR4-2133 +
x86/has software guard extensionstrue +