From WikiChip
Difference between revisions of "intel/celeron/g3900te"
< intel‎ | celeron

Line 11: Line 11:
 
|isa family=x86
 
|isa family=x86
 
|microarch=Skylake
 
|microarch=Skylake
 +
|core family=6
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
 
|word size=64 bit
 
|word size=64 bit
 
}}
 
}}

Revision as of 14:04, 6 July 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/g3900te&oldid=52578"