From WikiChip
Difference between revisions of "intel/xeon e3/e3-1501l v6"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
|||
Line 1: | Line 1: | ||
{{intel title|Xeon E3-1501L v6}} | {{intel title|Xeon E3-1501L v6}} | ||
{{mpu | {{mpu | ||
− | | name | + | |name=Xeon E3-1501L v6 |
− | | no image | + | |no image=Yes |
− | + | |designer=Intel | |
− | + | |manufacturer=Intel | |
− | + | |model number=E3-1501L v6 | |
− | | designer | + | |market=Workstation |
− | | manufacturer | + | |market 2=Mobile |
− | | model number | + | |first announced=June 12, 2017 |
− | + | |first launched=June 12, 2017 | |
− | + | |family=Xeon E3 | |
− | + | |series=E3-1500 | |
− | + | |locked=Yes | |
− | + | |frequency=2,100 MHz | |
− | + | |turbo frequency1=2,900 MHz | |
− | | market | + | |bus type=DMI 3.0 |
− | | market 2 | + | |bus rate=8 GT/s |
− | | first announced | + | |clock multiplier=21 |
− | | first launched | + | |isa=x86-64 |
− | + | |isa family=x86 | |
− | + | |microarch=Kaby Lake | |
− | + | |platform=Kaby Lake | |
− | + | |chipset=Sunrise Point | |
− | | family | + | |core name=Kaby Lake H |
− | | series | + | |core family=6 |
− | | locked | + | |process=14 nm |
− | | frequency | + | |technology=CMOS |
− | + | |word size=64 bit | |
− | | turbo frequency1 | + | |core count=4 |
− | + | |thread count=8 | |
− | + | |max cpus=1 | |
− | + | |max memory=64 GiB | |
− | | bus type | + | |v core min=0.55 V |
− | + | |v core max=1.52 V | |
− | | bus rate | + | |tdp=25 W |
− | + | |tjunc min=0 °C | |
− | | clock multiplier | + | |tjunc max=100 °C |
− | + | |tstorage min=-25 °C | |
− | + | |tstorage max=125 °C | |
− | | isa | ||
− | | isa | ||
− | | microarch | ||
− | | platform | ||
− | | chipset | ||
− | | core name | ||
− | | core family | ||
− | |||
− | |||
− | | process | ||
− | |||
− | | technology | ||
− | |||
− | |||
− | |||
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | max memory | ||
− | |||
− | |||
− | | v core min | ||
− | | v core max | ||
− | |||
− | |||
− | |||
− | |||
− | | tdp | ||
− | |||
− | |||
− | |||
− | |||
− | | tjunc min | ||
− | | tjunc max | ||
− | |||
− | |||
− | | tstorage min | ||
− | | tstorage max | ||
− | |||
− | |||
− | |||
|package module 1={{packages/intel/fcbga-1440}} | |package module 1={{packages/intel/fcbga-1440}} | ||
+ | |turbo frequency=Yes | ||
}} | }} | ||
'''Xeon E3-1501L v6''' is a {{arch|64}} [[quad-core]] entry-level workstations and servers [[x86]] microprocessor introduced by [[Intel]] in mid-[[2017]]. This processor, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is manufactured on Intel's improved [[14 nm process|14nm+ process]]. The E3-1501L v6 operates at 2.1 GHz with a TDP of 25 W and with a {{intel|Turbo Boost}} frequency of 2.9 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2400 memory and incorporates Intel's {{intel|HD Graphics P630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz. | '''Xeon E3-1501L v6''' is a {{arch|64}} [[quad-core]] entry-level workstations and servers [[x86]] microprocessor introduced by [[Intel]] in mid-[[2017]]. This processor, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is manufactured on Intel's improved [[14 nm process|14nm+ process]]. The E3-1501L v6 operates at 2.1 GHz with a TDP of 25 W and with a {{intel|Turbo Boost}} frequency of 2.9 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2400 memory and incorporates Intel's {{intel|HD Graphics P630}} [[IGP]] operating at 350 MHz with a burst frequency of 1 GHz. |
Revision as of 03:30, 27 June 2017
Template:mpu Xeon E3-1501L v6 is a 64-bit quad-core entry-level workstations and servers x86 microprocessor introduced by Intel in mid-2017. This processor, which is based on the Kaby Lake microarchitecture, is manufactured on Intel's improved 14nm+ process. The E3-1501L v6 operates at 2.1 GHz with a TDP of 25 W and with a Turbo Boost frequency of 2.9 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2400 memory and incorporates Intel's HD Graphics P630 IGP operating at 350 MHz with a burst frequency of 1 GHz.
Cache
- Main article: Kaby Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options
|
||||||||
|
Graphics
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Kaby Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main, Main 10 | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) |
Features
[Edit/Modify Supported Features]
Facts about "Xeon E3-1501L v6 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1501L v6 - Intel#io + |
device id | 0x591D + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology + and Identity Protection Technology + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel identity protection technology support | true + |
has intel my wifi technology support | true + |
has intel secure key technology | true + |
has intel smart response technology support | true + |
has intel speed shift technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
integrated gpu | HD Graphics P630 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 1,000 MHz (1 GHz, 1,000,000 KHz) + |
integrated gpu max memory | 1,740.8 MiB (1,782,579.2 KiB, 1,825,361,100.8 B, 1.7 GiB) + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR4-2400 + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |