Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k5/amd-ssa-5-75abr"
m (Bot: corrected mem) |
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
||
| Line 45: | Line 45: | ||
| max memory addr = 0xFFFFFFFF | | max memory addr = 0xFFFFFFFF | ||
| − | + | ||
| power = | | power = | ||
| v core = 3.525 V | | v core = 3.525 V | ||
Revision as of 21:02, 23 June 2017
Template:mpu AMD-SSA/5-75ABR was a 32-bit x86 microprocessor developed by AMD and released in 1996. This processor was the first of AMD's brand new K5 microarchitecture designed entirely in-house. The chip operated at 75 MHz.
Contents
Cache
- Main article: K5 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
| L1D$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- P75 P-Rating
- Auto-power down state
- Stop clock state
Gallery
Chip de-capped
.png)
See also
Facts about "AMD-SSA/5-75ABR - AMD"
| l1d$ description | 4-way set associative + |
| l1d$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| processor p-rating | P75 + |