From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-sc3"
Line 40: | Line 40: | ||
|channels=8 | |channels=8 | ||
|max bandwidth=11.18 TiB/s | |max bandwidth=11.18 TiB/s | ||
+ | }} | ||
+ | |||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 128 | ||
+ | | pcie config = x16 | ||
+ | | pcie config 2 = x8 | ||
+ | | pcie config 3 = x4 | ||
+ | | uart = Yes | ||
+ | | gp io = Yes | ||
}} | }} |
Revision as of 05:30, 23 June 2017
Template:mpu PEZY-SC3 (PEZY Super Computer 3) is fourth generation many-core microprocessor planned by PEZY. The SC3 incorporates 8,096 cores, four times as many cores as its predecessor.
Planned to be fabricated on TSMC's 7 nm process, PEZY-SC3 operates at 1.33 GHz and consume around 400 W while delivering performance in the order of 87.2 TFLOPS (HP), 43.6 TFLOPS (SP), and 21.8 TFLOPS (DP).
Memory controller
Integrated Memory Controller
|
||||||||||||
|
Integrated Memory Controller
|
||||||||||
|
Expansions
Expansion Options
|
||||||||||||
|
Facts about "PEZY-SC3 - PEZY"
base frequency | 1,333.333 MHz (1.333 GHz, 1,333,333 kHz) + |
core count | 8,192 + |
core voltage | 0.65 V (6.5 dV, 65 cV, 650 mV) + |
designer | PEZY + |
die area | 700 mm² (1.085 in², 7 cm², 700,000,000 µm²) + |
family | PEZY-SCx + |
first announced | 2016 + |
first launched | 2019 + |
full page name | pezy/pezy-scx/pezy-sc3 + |
has ecc memory support | true + and false + |
instance of | microprocessor + |
ldate | 3000 + |
manufacturer | TSMC + |
market segment | Supercomputer + |
max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + and 11,448.32 GiB/s (11,723,079.68 MiB/s, 12,292.54 GB/s, 12,292,539.999 MB/s, 11.18 TiB/s, 12.293 TB/s) + |
max memory channels | 4 + and 8 + |
model number | PEZY-SC3 + |
name | PEZY-SC3 + |
peak flops (double-precision) | 21,845,333,327,872 FLOPS (21,845,333,327.872 KFLOPS, 21,845,333.328 MFLOPS, 21,845.333 GFLOPS, 21.845 TFLOPS, 0.0218 PFLOPS, 2.184533e-5 EFLOPS, 2.184533e-8 ZFLOPS) + |
peak flops (half-precision) | 87,381,333,311,488 FLOPS (87,381,333,311.488 KFLOPS, 87,381,333.311 MFLOPS, 87,381.333 GFLOPS, 87.381 TFLOPS, 0.0874 PFLOPS, 8.738133e-5 EFLOPS, 8.738133e-8 ZFLOPS) + |
peak flops (single-precision) | 43,690,666,655,744 FLOPS (43,690,666,655.744 KFLOPS, 43,690,666.656 MFLOPS, 43,690.667 GFLOPS, 43.691 TFLOPS, 0.0437 PFLOPS, 4.369067e-5 EFLOPS, 4.369067e-8 ZFLOPS) + |
power dissipation | 400 W (400,000 mW, 0.536 hp, 0.4 kW) + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
supported memory type | DDR4-3600 + |
technology | CMOS + |
thread count | 65,536 + |