From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-sc3"
Line 18: | Line 18: | ||
|v core=0.65 V | |v core=0.65 V | ||
}} | }} | ||
− | '''PEZY-SC3''' ('''PEZY Super Computer 3''') is fourth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC3 | + | '''PEZY-SC3''' ('''PEZY Super Computer 3''') is fourth generation [[many-core microprocessor]] planned by [[PEZY]]. The SC3 incorporates 8,096 cores, four times as many cores as its predecessor. |
+ | Planned to be fabricated on TSMC's [[7 nm process]], PEZY-SC3 operates at 1.33 GHz and consume around 400 W while delivering performance in the order of 87.2 TFLOPS (HP), 43.6 TFLOPS (SP), and 21.8 TFLOPS (DP). | ||
{{unknown features}} | {{unknown features}} | ||
− | |||
== Memory controller == | == Memory controller == |
Revision as of 05:11, 23 June 2017
Template:mpu PEZY-SC3 (PEZY Super Computer 3) is fourth generation many-core microprocessor planned by PEZY. The SC3 incorporates 8,096 cores, four times as many cores as its predecessor.
Planned to be fabricated on TSMC's 7 nm process, PEZY-SC3 operates at 1.33 GHz and consume around 400 W while delivering performance in the order of 87.2 TFLOPS (HP), 43.6 TFLOPS (SP), and 21.8 TFLOPS (DP).
Memory controller
Integrated Memory Controller
|
||||||||||||
|
Integrated Memory Controller
|
||||||||||
|
Facts about "PEZY-SC3 - PEZY"
has ecc memory support | true + and false + |
max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + and 11,448.32 GiB/s (11,723,079.68 MiB/s, 12,292.54 GB/s, 12,292,539.999 MB/s, 11.18 TiB/s, 12.293 TB/s) + |
max memory channels | 4 + and 8 + |
supported memory type | DDR4-3600 + |