From WikiChip
Difference between revisions of "amd/epyc/7601"
Line 15: | Line 15: | ||
|turbo frequency1=3,200 MHz | |turbo frequency1=3,200 MHz | ||
|turbo frequency2=3,200 MHz | |turbo frequency2=3,200 MHz | ||
− | |turbo frequency3= | + | |turbo frequency3=3,200 MHz |
− | |turbo frequency4= | + | |turbo frequency4=3,200 MHz |
− | |turbo frequency5= | + | |turbo frequency5=3,200 MHz |
− | |turbo frequency6= | + | |turbo frequency6=3,200 MHz |
− | |turbo frequency7= | + | |turbo frequency7=3,200 MHz |
− | |turbo frequency8= | + | |turbo frequency8=3,200 MHz |
− | |turbo frequency9= | + | |turbo frequency9=3,200 MHz |
− | |turbo frequency10= | + | |turbo frequency10=3,200 MHz |
− | |turbo frequency11= | + | |turbo frequency11=3,200 MHz |
− | |turbo frequency12= | + | |turbo frequency12=3,200 MHz |
|turbo frequency13=2,700 MHz | |turbo frequency13=2,700 MHz | ||
|turbo frequency14=2,700 MHz | |turbo frequency14=2,700 MHz |
Revision as of 00:04, 21 June 2017
Template:mpu EPYC 7601 is a dual-socket 64-bit 32-core x86 enterprise server microprocessor introduced by AMD in mid-2017. This processor is based on the Zen microarchitecture and is manufactured on a 14 nm process. The 7601 has a base frequency of 2.2 GHz with a turbo frequency of 3.2 GHz for up to 12 active cores. This chip has a TDP of 180 W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory per socket.
Contents
Cache
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
The EPYC 7601 has 128 Gen 3 PCIe lanes.
Expansion Options
|
||||||||
|
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "EPYC 7601 - AMD"