From WikiChip
Difference between revisions of "Template:10 nm comp header"

Line 33: Line 33:
 
  ! style="text-align: right;" colspan="2" | Contacted Gate Pitch (CPP)
 
  ! style="text-align: right;" colspan="2" | Contacted Gate Pitch (CPP)
 
  |-
 
  |-
−
  ! style="text-align: right;" colspan="2" | Interconnect Pitch (M1P)
+
  ! style="text-align: right;" colspan="2" | Minimum Metal Pitch (MMP)
 
  |-
 
  |-
 
  ! style="text-align: right;" rowspan="3" | SRAM bitcell || style="text-align: right;" | High-Perf (HP)
 
  ! style="text-align: right;" rowspan="3" | SRAM bitcell || style="text-align: right;" | High-Perf (HP)

Revision as of 01:59, 5 April 2017

 
Process Name
1st Production
Lithography Lithography
Immersion
Exposure
Wafer Type
Size
Transistor Type
Voltage
 
Fin Pitch
Width
Height
Gate Pitch (Lg)
Contacted Gate Pitch (CPP)
Minimum Metal Pitch (MMP)
SRAM bitcell High-Perf (HP)
High-Density (HD)
Low-Voltage (LV)
DRAM bitcell eDRAM
Retrieved from "https://en.wikichip.org/w/index.php?title=Template:10_nm_comp_header&oldid=40842"