From WikiChip
Difference between revisions of "baikal/baikal-t1"
< baikal

(→‎Memory controller)
Line 67: Line 67:
  
 
== Memory controller ==
 
== Memory controller ==
−
{{integrated memory controller
+
{{memory controller}}
−
| type              = DDR3-1600
 
−
| controllers        = 1
 
−
| channels          = 2
 
−
| ecc support        = Yes
 
−
| max bandwidth      =
 
−
| max memory        =
 
−
}}
 
  
 
== Expansions ==
 
== Expansions ==

Revision as of 12:35, 21 March 2017

Template:mpu The Baikal-T1 is a 32-bit dual-core MIPS32 microprocessor introduced by Baikal Electronics in 2015. The chip entered mass production in early 2016. The Baikal-T1 incorporates two of Imagination Technologies high-performance P5600 cores and is manufactured on TSMC's 28 nm process.

The chip consumes less than 5W and can be used in fanless designs.

Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB4-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB4-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  2x512 KiB8-way set associative 

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller

Expansions

Template:mpu expansions

Networking

The Baikal-T1 has support for 1x10Gb and 2x1Gb Ethernet ports.


Networking
1000Base-T Yes
10GBase-T Yes

Block Diagram

baikal-t1 block diagram.png

Retrieved from "https://en.wikichip.org/w/index.php?title=baikal/baikal-t1&oldid=39988"
Facts about "Baikal-T1 - Baikal Electronics"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Baikal-T1 - Baikal Electronics#io +
base frequency1,200 MHz (1.2 GHz, 1,200,000 kHz) +
bus typeAXI +
core count2 +
core nameP5600 +
designerBaikal Electronics + and Imagination Technologies +
first announcedJune 1, 2015 +
first launchedFebruary 2016 +
full page namebaikal/baikal-t1 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaMIPS32 +
isa familyMIPS +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description4-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldateFebruary 2016 +
main imageFile:Baikal-T1.png +
manufacturerTSMC +
market segmentEmbedded +
max case temperature343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count1 +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels1 +
max pcie lanes4 +
microarchitectureP5600 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberBaikal-T1 +
nameBaikal-T1 +
process28 nm (0.028 μm, 2.8e-5 mm) +
seriesBaikal +
smp max ways1 +
supported memory typeDDR3-1600 +
tdp5 W (5,000 mW, 0.00671 hp, 0.005 kW) +
thread count2 +
word size32 bit (4 octets, 8 nibbles) +