From WikiChip
					
    Difference between revisions of "cavium/octeon plus/cn5840-900bg1521-nsp"    
                	
														| Line 151: | Line 151: | ||
|qos=Yes  | |qos=Yes  | ||
}}  | }}  | ||
| + | |||
| + | == Block diagram ==  | ||
| + | [[File:octeon plus cn58xx.png|750px]]  | ||
| + | |||
| + | == Datasheet ==  | ||
| + | * [[:File:octeon plus cn58xx (rev 1.4).pdf|OCTEON CN58XX Processors Product Brief]]  | ||
Revision as of 23:04, 15 December 2016
Template:mpu CN5840-900 NSP is a 64-bit octa-core MIPS network service microprocessor (NSP) designed by Cavium and introduced in 2007. This processor, which incorporates eight cnMIPS cores, operates at 900 MHz and supports up to DDR2-800 ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance network services software such as encryption, RegEx, compression/decompression, and TCP acceleration.
Contents
Cache
- Main article: cnMIPS § Cache
 
| 
 Cache Organization  
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.  | 
|||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||
Memory controller
| 
 Integrated Memory Controller 
 | 
||||||||||||||
  | 
||||||||||||||
Expansions
| 
 Expansion Options 
 | 
||||||||||||||||
 
 
  | 
||||||||||||||||
Networking
| 
 Networking 
 | 
||||||||
 
  | 
||||||||
Hardware Accelerators
[Edit/Modify Accelerators Info]
| 
 Hardware Accelerators 
 | 
||||||||||||||||||||||||
 
 
 
  | 
||||||||||||||||||||||||
Block diagram
Datasheet
Facts about "CN5840-900 NSP  - Cavium"
| has ecc memory support | true + | 
| has hardware accelerators for cryptography | true + | 
| has hardware accelerators for data compression | true + | 
| has hardware accelerators for data decompression | true + | 
| has hardware accelerators for network quality of service processing | true + | 
| has hardware accelerators for regular expression | true + | 
| has hardware accelerators for tcp packet processing | true + | 
| l1$ size | 384 KiB (393,216 B, 0.375 MiB) + | 
| l1d$ description | 64-way set associative + | 
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + | 
| l1i$ description | 64-way set associative + | 
| l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + | 
| l2$ description | 8-way set associative + | 
| l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + | 
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + | 
| max memory channels | 1 + | 
| supported memory type | DDR2-800 + |