From WikiChip
Difference between revisions of "cavium/octeon/cn3840-600bg1521-exp"
< cavium‎ | octeon

Line 89: Line 89:
 
| socket 0 type      =  
 
| socket 0 type      =  
 
}}
 
}}
−
The '''CN3840-600 EXP''' is a {{arch|64}} [[octa-core]] [[MIPS]] communication [[microprocessor]] designed by [[Cavium]] and introduced in [[2005]]. This processor, which incorporates four {{cavium|cnMIPS|l=arch}} cores, operates at 600 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory.
+
The '''CN3840-600 EXP''' is a {{arch|64}} [[octa-core]] [[MIPS]] communication [[microprocessor]] designed by [[Cavium]] and introduced in [[2005]]. This processor, which incorporates eight {{cavium|cnMIPS|l=arch}} cores, operates at 600 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory.

Revision as of 19:45, 10 December 2016

Template:mpu The CN3840-600 EXP is a 64-bit octa-core MIPS communication microprocessor designed by Cavium and introduced in 2005. This processor, which incorporates eight cnMIPS cores, operates at 600 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory.

Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/octeon/cn3840-600bg1521-exp&oldid=31424"
Facts about "CN3840-600 EXP - Cavium"
RDF feed
has ecc memory supporttrue +
has hardware accelerators for data compressiontrue +
has hardware accelerators for data decompressiontrue +
has hardware accelerators for network quality of service processingtrue +
has hardware accelerators for regular expressiontrue +
has hardware accelerators for tcp packet processingtrue +
l1$ size320 KiB (327,680 B, 0.313 MiB) +
l1d$ description64-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description64-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels1 +
supported memory typeDDR2-800 +