From WikiChip
Difference between revisions of "cavium/octeon/cn3120-300bg868-scp"
(Created page with "{{cavium title|CN3120-300 SCP}} {{mpu | name = Cavium CN3120-300 SCP | no image = | image = octeon cn31xx.png | image size =...") |
|||
Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
− | | electrical = | + | | electrical = Yes |
− | | power = | + | | power = 3 W |
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
Line 89: | Line 89: | ||
| socket 0 type = | | socket 0 type = | ||
}} | }} | ||
+ | The '''CN3120-300 SCP''' is a {{arch|64}} [[dual-core]] [[MIPS]] secure communication [[microprocessor]] (SCP) designed by [[Cavium]] and introduced in [[2006]]. This processor, which incorporates two {{cavium|cnMIPS|l=arch}} cores, operates at 300 MHz and dissipates 3 Watts. This processor includes a number of hardware accelerators for network processing and secure communication such as encryption, [[TCP]], and [[QoS]]. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory. |
Revision as of 03:26, 9 December 2016
Template:mpu The CN3120-300 SCP is a 64-bit dual-core MIPS secure communication microprocessor (SCP) designed by Cavium and introduced in 2006. This processor, which incorporates two cnMIPS cores, operates at 300 MHz and dissipates 3 Watts. This processor includes a number of hardware accelerators for network processing and secure communication such as encryption, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.
Facts about "CN3120-300 SCP - Cavium"
l1$ size | 80 KiB (81,920 B, 0.0781 MiB) + |
l1d$ description | 64-way set associative + |
l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |