- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    Difference between revisions of "amd/am8086/p8086b"    
                	
														|  (→Cache) | |||
| Line 76: | Line 76: | ||
| {{main|intel/microarchitectures/8086#Memory_Hierarchy|l1=8086 § Cache}} | {{main|intel/microarchitectures/8086#Memory_Hierarchy|l1=8086 § Cache}} | ||
| {{cache info | {{cache info | ||
| − | |l1 cache=0  | + | |l1 cache=0 KiB | 
| − | |l1 break=1x0  | + | |l1 break=1x0 KiB | 
| |l1 desc= | |l1 desc= | ||
| |l1 extra= | |l1 extra= | ||
Revision as of 23:02, 20 September 2016
Template:mpu P8086B is a second-sourced 8086 designed by Intel and manufactured by AMD in a 40-pin Plastic DIP. This chip operated at 5 MHz.
Contents
Cache
- Main article: 8086 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KiB 0 B  0 MiB | 1x0 KiB | 
Features
- Burn-in screening
- ISA-compatible with 8080
- Direct addressing up to 1 MB
- 16-bit arithmetic
Documents
Datasheets
- Am8086 (01966, Rev B); Publication #01966 Rev B.
- Am8086 (01966, Rev D); Publication #01966 Rev D.