From WikiChip
Difference between revisions of "amd/k6-2/k6-2-400afr-66"
< amd‎ | k6-2

Line 18: Line 18:
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
 +
 +
| family              = K6-2
 +
| series              = K6-2 Desktop
 +
| locked              =
 +
| frequency          = 399.99 MHz
 +
| bus type            = FSB
 +
| bus speed          = 66.66 MHz
 +
| bus rate            = 66.66 MT/s
 +
| clock multiplier    = 6
 +
| cpuid              = 58C
 
}}
 
}}
 
'''K6-2/400AFR-66''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 400 MHz with a [[FSB]] of 66 MHz consumed 16.9 W. Note that this is an identical model to {{\\|K6-2-400AFR|K6-2/400AFR}} with a multiplier of 6 instead of 4 designed to support a 66 MHz bus instead of 100 MHz.
 
'''K6-2/400AFR-66''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 400 MHz with a [[FSB]] of 66 MHz consumed 16.9 W. Note that this is an identical model to {{\\|K6-2-400AFR|K6-2/400AFR}} with a multiplier of 6 instead of 4 designed to support a 66 MHz bus instead of 100 MHz.

Revision as of 18:58, 3 August 2016

Template:mpu K6-2/400AFR-66 was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 400 MHz with a FSB of 66 MHz consumed 16.9 W. Note that this is an identical model to K6-2/400AFR with a multiplier of 6 instead of 4 designed to support a 66 MHz bus instead of 100 MHz.