Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "marvell/thunderx3"
(Corrected node entry) |
|||
| Line 8: | Line 8: | ||
| manufacturer = TSMC | | manufacturer = TSMC | ||
| type = Microprocessors | | type = Microprocessors | ||
| − | | first announced = | + | | first announced = 2020 |
| first launched = | | first launched = | ||
| isa = ARMv8.2 | | isa = ARMv8.2 | ||
Latest revision as of 21:39, 17 November 2019
| ThunderX3 | |
| ThunderX3 | |
| Developer | Marvell |
| Manufacturer | TSMC |
| Type | Microprocessors |
| Introduction | 2020 (announced) |
| ISA | ARMv8.2 |
| µarch | Triton |
| Word size | 64 bit 8 octets
16 nibbles |
| Process | 7nm FFN TSMC "nmFFNTSMC" is not declared as a valid unit of measurement for this property.
|
| Technology | CMOS |
| Succession | |
| ← | |
| ThunderX2 | |
ThunderX3 is a family of 64-bit multi-core ARM server microprocessors planned by Marvell, succeeding the ThunderX2 line originally released by Cavium, now acquired by Marvell.
Overview[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Facts about "ThunderX3 - Marvell"
| designer | Marvell + |
| first announced | 2020 + |
| full page name | marvell/thunderx3 + |
| instance of | microprocessor family + |
| instruction set architecture | ARMv8.2 + |
| main designer | Marvell + |
| manufacturer | TSMC + |
| microarchitecture | Triton + |
| name | ThunderX3 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |