From WikiChip
Difference between revisions of "intel/cpuid"
Line 22: | Line 22: | ||
| {{intel|Skylake Y|Y|l=core}}/{{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]] | | {{intel|Skylake Y|Y|l=core}}/{{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]] | ||
|- | |- | ||
− | | {{intel| | + | | rowspan="3" | {{intel|Haswell (Client)|l=arch}} || {{intel|Haswell GT3E|GT3E|l=core}} || 0 || 0x6 || 0x4 || 0x6 || [[Family 6 Model 70]] |
|- | |- | ||
− | | {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | + | | {{intel|Haswell ULT|ULT|l=core}} || 0 || 0x6 || 0x4 || 0x5 || [[Family 6 Model 69]] |
+ | |- | ||
+ | | {{intel|Haswell S|S|l=core}} || 0 || 0x6 || 0x3 || 0xC || [[Family 6 Model 60]] | ||
+ | |- | ||
+ | | {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}/{{intel|Ivy Bridge H|H|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]] | ||
+ | |- | ||
+ | | {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}/{{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | ||
|- | |- | ||
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small> | | colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small> |
Revision as of 21:42, 28 January 2018
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture: