Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon d/d-1518"
m (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
| Line 1: | Line 1: | ||
{{intel title|Xeon D-1518}} | {{intel title|Xeon D-1518}} | ||
| − | {{ | + | {{chip |
| name = Intel Xeon D-1518 | | name = Intel Xeon D-1518 | ||
| image = | | image = | ||
Revision as of 15:26, 13 December 2017
| Edit Values | |
| Intel Xeon D-1518 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | D-1518 |
| Part Number | GG8067402569700 |
| S-Spec | SR2DN |
| Market | Server, Embedded |
| Introduction | March 9, 2015 (announced) March 9, 2015 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Xeon D |
| Series | D-1500 |
| Locked | Yes |
| Frequency | 2200 MHz |
| Bus type | DMI 2.0 |
| Clock multiplier | 22 |
| Microarchitecture | |
| Microarchitecture | Broadwell |
| Platform | Grangeville |
| Core Name | Broadwell DE |
| Core Stepping | V2 |
| Process | 14 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 4 |
| Threads | 8 |
| Max Memory | 128 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| TDP | 35 W |
| OP Temperature | 0 °C – 108 °C |
The Xeon D-1518 is a 64-bit quad-core x86-64 microserver SoC that was introduced by Intel in March of 2015. The D-1518 operates at 2 GHz. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 35 W and can support up to 128 GB of RAM (DDR3L/DDR4).
Cache
- Main article: Broadwell § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core) |
| L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core) |
| L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
4x256 KiB 8-way set associative (per core) |
| L3$ | 6 MiB 6,144 KiB 6,291,456 B 0.00586 GiB |
4x1.5 MiB (per core) |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR3L-1333, DDR3L-1600, DDR4-1600, DDR4-1867, DDR4-2133 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | Yes |
| Max memory | 128 GiB |
Expansions
 |
Expansion Options
|
|||||||||||||||||
|
||||||||||||||||||
Networking
| Networking | |
| SFI interface | Yes |
| KR interface | No |
| KX interface | Yes |
| KX4 interface | No |
| 10Base-T | No |
| 100Base-T | No |
| 1000Base-T | Yes |
| 10GBase-T | Yes |
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||
Facts about "Xeon D-1518 - Intel"
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Trusted Execution Technology + and Transactional Synchronization Extensions + |
| has intel enhanced speedstep technology | true + |
| has intel trusted execution technology | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |