From WikiChip
Difference between revisions of "intel/xeon d/d-1529"
m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) |
m (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) |
||
Line 111: | Line 111: | ||
== Expansions == | == Expansions == | ||
− | {{ | + | {{expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie revision 2 = 3.0 | | pcie revision 2 = 3.0 |
Revision as of 14:54, 13 December 2017
Template:mpu The Xeon D-1529 is a 64-bit octa-core x86-64 microserver SoC that was introduced by Intel in April of 2016. The D-1529 operates at 1.3 GHz with no turbo burst. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 20 W and can support up to 128 GB of RAM (DDR3L/DDR4).
The D-1529 is a special model that's IEC-61508 (safety integrity level 2) certified for use in safety-critical systems. The D-1529 is supported by VxWorks, Wind River Linux and Wind River Simics.
Cache
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core) |
L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core) |
L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
4x256 KiB 8-way set associative (per core) |
L3$ | 6 MiB 6,144 KiB 6,291,456 B 0.00586 GiB |
4x1.5 MiB (per core) |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller | |
Type | DDR3L-1333, DDR3L-1600, DDR4-1600, DDR4-1867, DDR4-2133 |
Controllers | 1 |
Channels | 2 |
ECC Support | Yes |
Max memory | 128 GiB |
Expansions
Expansion Options
|
||||||||||||||||||
|
Networking
No network interfaces.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||
|
Facts about "Xeon D-1529 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon D-1529 - Intel#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Trusted Execution Technology + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
max pcie lanes | 8 + |