From WikiChip
Difference between revisions of "mediatek/helio/p30"
(→Memory controller) |
|||
Line 49: | Line 49: | ||
|bandwidth dchan=11.92 GiB/s | |bandwidth dchan=11.92 GiB/s | ||
}} | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = Mali-G71 | ||
+ | | device id = | ||
+ | | designer = ARM Holdings | ||
+ | | execution units = 2 | ||
+ | | frequency = 950 MHz | ||
+ | |||
+ | | output dsi = Yes | ||
+ | |||
+ | | max res dsi = 2160x1080 | ||
+ | |||
+ | | direct3d ver = 12 | ||
+ | | opencl ver = 2.0 | ||
+ | | opengl ver = 3.2 | ||
+ | | opengl es ver = 3.2 | ||
+ | | vulkan ver = 1.0 | ||
+ | | openvg ver = 1.1 | ||
+ | }} | ||
+ | |||
+ | * Hardware Acceleration: | ||
+ | ** Encode: [[H.264]], VP9 @ 30 FPS | ||
+ | ** Decode: H.264, [[H.265]] / HEVC, VP9 @ 30 FPS | ||
+ | |||
+ | == Wireless == | ||
+ | {{wireless links | ||
+ | | 4g = Yes | ||
+ | | lte a = Yes | ||
+ | | e-utran = Yes | ||
+ | | ue cat = 7 (DL), 13 (UL) | ||
+ | }} | ||
+ | |||
+ | == Camera == | ||
+ | * 25MP (single), 16MP+16MP (dual) | ||
+ | ** 3840 x 2160 max recording resolution @ 30 FPS | ||
+ | ** color+mono, wide+tele zoom with real-time depth engine | ||
+ | |||
+ | == Utilizing devices == | ||
+ | <!-- | ||
+ | * [[used by::XXXXXXXXXXX]] | ||
+ | --> | ||
+ | |||
+ | {{expand list}} |
Revision as of 14:54, 10 September 2017
Template:mpu Helio P30 is a mid-range performance 64-bit octa-core ARM LTE system on a chip designed by MediaTek set to launch in late 2017. This SoC, which is fabricated on TSMC's 16 nm process, incorporates eight Cortex-A53 cores with four little cores operating at up to 1.65 GHz and four big cores operating at up to 2.3 GHz. The Helio P30 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting LTE User Equipment (UE) category 7 (DL)/13 (UL).
Cache
- Main article: Cortex-A53 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||
|
This section is empty; you can help add the missing info by editing this page. |
Memory controller
Integrated Memory Controller
|
||||||||||||||||
|
Graphics
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||
|
Wireless
Wireless Communications | |||||||
Cellular | |||||||
4G |
|
---|
Camera
- 25MP (single), 16MP+16MP (dual)
- 3840 x 2160 max recording resolution @ 30 FPS
- color+mono, wide+tele zoom with real-time depth engine
Utilizing devices
This list is incomplete; you can help by expanding it.
Facts about "Helio P30 - MediaTek"
has 4g support | true + |
has e-utran support | true + |
has ecc memory support | false + |
has lte advanced support | true + |
integrated gpu | Mali-G71 + |
integrated gpu base frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 2 + |
max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
max memory channels | 2 + |
supported memory type | LPDDR4X-3200 + |
user equipment category | 7 (DL), 13 (UL) + |