From WikiChip
Difference between revisions of "intel/core i3/i3-8100"
< intel‎ | core i3

(based on a leak)
 
Line 1: Line 1:
 
{{intel title|Core i3-8100}}
 
{{intel title|Core i3-8100}}
 
{{mpu
 
{{mpu
−
| name               = Core i3-8100
+
|future=Yes
−
| no image           = Yes
+
|name=Core i3-8100
−
| image              =
+
|no image=Yes
−
| image size          =
+
|designer=Intel
−
| caption            =
+
|manufacturer=Intel
−
| designer           = Intel
+
|model number=i3-8100
−
| manufacturer       = Intel
+
|market=Desktop
−
| model number       = i3-8100
+
|family=Core i3
−
| s-spec 2            =
+
|series=i3-8100
−
| market             = Desktop
+
|locked=Yes
−
 
+
|frequency=3,600 MHz
−
| family             = Core i3
+
|bus type=DMI 3.0
−
| series             = i3-8100
+
|bus rate=8 GT/s
−
| locked             = Yes
+
|clock multiplier=36
−
| frequency           = 3,600 MHz
+
|isa=x86-64
−
| bus type           = DMI 3.0
+
|isa family=x86
−
| bus speed          =
+
|microarch=Coffee Lake
−
| bus rate           = 8 GT/s
+
|platform=Coffee Lake
−
| clock multiplier   = 36
+
|core name=Coffee Lake S
−
| cpuid              =
+
|core family=6
−
 
+
|process=14 nm
−
| isa family          = x86
+
|technology=CMOS
−
| isa                 = x86-64
+
|word size=64 bit
−
| microarch           = Coffee Lake
+
|core count=4
−
| platform           = Coffee Lake
+
|thread count=4
−
| core name           = Coffee Lake S
+
|max cpus=1
−
| core family         = 6
+
|max memory=64 GiB
−
| process             = 14 nm
+
|v core min=0.55 V
−
| transistors        =
+
|v core max=1.52 V
−
| technology         = CMOS
+
|tdp=65 W
−
| die area            =
+
|tstorage min=-25 °C
−
| die width          =
+
|tstorage max=125 °C
−
| die length          =
 
−
| word size           = 64 bit
 
−
| core count         = 4
 
−
| thread count       = 4
 
−
| max cpus           = 1
 
−
| max memory         = 64 GiB
 
−
 
 
−
 
 
−
| v core min         = 0.55 V
 
−
| v core max         = 1.52 V
 
−
| sdp                =
 
−
| tdp                 = 65 W
 
−
| tcase min          =
 
−
| tcase max          =
 
−
| tstorage min       = -25 °C
 
−
| tstorage max       = 125 °C
 
−
| tambient min        =
 
−
| tambient max        =
 
 
}}
 
}}
 
'''Core i3-8100''' is a {{arch|64}} [[quad-core]] low-end performance [[x86]] desktop microprocessor set to be introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is fabricated on Intel's 3rd generation [[14 nm|14 nm++ process]]. This processor, which has a base frequency of 3.6 GHz with a TDP of 65 Watts, supports up to 64 GiB of dual-channel DDR4-2400.
 
'''Core i3-8100''' is a {{arch|64}} [[quad-core]] low-end performance [[x86]] desktop microprocessor set to be introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is fabricated on Intel's 3rd generation [[14 nm|14 nm++ process]]. This processor, which has a base frequency of 3.6 GHz with a TDP of 65 Watts, supports up to 64 GiB of dual-channel DDR4-2400.

Revision as of 13:24, 8 August 2017

Template:mpu Core i3-8100 is a 64-bit quad-core low-end performance x86 desktop microprocessor set to be introduced by Intel in early 2017. This chip, which is based on the Coffee Lake microarchitecture, is fabricated on Intel's 3rd generation 14 nm++ process. This processor, which has a base frequency of 3.6 GHz with a TDP of 65 Watts, supports up to 64 GiB of dual-channel DDR4-2400.


Water drop.svg Leaked Info! Some of the information presented in this article is solely based on leaks that were published online or obtained directly by WikiChip. It goes without saying that this information could change, be incomplete, wrong, or even made up. It's highly advised to wait for an official product announcement.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Coffee Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB4-way set associativewrite-back
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  4x2 MiB16-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3L-1600, DDR4-2400
Supports ECCNo
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth35.76 GiB/s
36,618.24 MiB/s
38.397 GB/s
38,397.008 MB/s
0.0349 TiB/s
0.0384 TB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 2x8, 1x8+2x4


Graphics

New text document.svg This section is empty; you can help add the missing info by editing this page.

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
EISTEnhanced SpeedStep Technology
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
IPTIdentity Protection Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i3/i3-8100&oldid=56860"
Facts about "Core i3-8100 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i3-8100 - Intel#io +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard + and Identity Protection Technology +
has intel enhanced speedstep technologytrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has second level address translation supporttrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description16-way set associative +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
max memory bandwidth35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels2 +
max pcie lanes16 +
supported memory typeDDR3L-1600 + and DDR4-2400 +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +