From WikiChip
Difference between revisions of "renesas/r-car/m3"
< renesas‎ | r-car

(Created page with "{{renesas title|R-Car M3}} {{mpu}} '''R-Car M3''' is a {{arch|64}} hepta-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016. The M...")
 
Line 1: Line 1:
 
{{renesas title|R-Car M3}}
 
{{renesas title|R-Car M3}}
−
{{mpu}}
+
{{mpu
 +
|name=R-Car M3
 +
|image=r-car m3.png
 +
|image size=125px
 +
|designer=Renesas
 +
|designer 2=ARM Holdings
 +
|manufacturer=TSMC
 +
|model number=M3
 +
|part number=R8A77960Frequency
 +
|market=Embedded
 +
|first announced=October 19, 2016
 +
|first launched=October, 2016
 +
|family=R-Car
 +
|series=3rd Gen
 +
|isa=ARMv8
 +
|isa family=ARM
 +
|microarch=Cortex-A53
 +
|microarch 2=Cortex-A57
 +
|core name=Cortex-A53
 +
|core name 2=Cortex-A57
 +
|process=16 nm
 +
|technology=CMOS
 +
|word size=64 bit
 +
|core count=7
 +
|thread count=7
 +
|max cpus=1
 +
|v core=0.9 V
 +
|v io=3.3 V
 +
|package module 1={{packages/renesas/fcbga-1022}}
 +
}}
 
'''R-Car M3''' is a {{arch|64}} [[hepta-core]] [[ARM]] SoC designed by [[Renesas]] for the automotive industry and introduced in 2016. The M3 incorporates four {{armh|Cortex-A53}} cores, two {{armh|Cortex-A57}}, and an additional {{armh|Cortex-R7}} core for real-time processing. This chip supports up to dual-channel LPDDR4-3200 memory.
 
'''R-Car M3''' is a {{arch|64}} [[hepta-core]] [[ARM]] SoC designed by [[Renesas]] for the automotive industry and introduced in 2016. The M3 incorporates four {{armh|Cortex-A53}} cores, two {{armh|Cortex-A57}}, and an additional {{armh|Cortex-R7}} core for real-time processing. This chip supports up to dual-channel LPDDR4-3200 memory.

Revision as of 04:13, 23 July 2017

Template:mpu R-Car M3 is a 64-bit hepta-core ARM SoC designed by Renesas for the automotive industry and introduced in 2016. The M3 incorporates four Cortex-A53 cores, two Cortex-A57, and an additional Cortex-R7 core for real-time processing. This chip supports up to dual-channel LPDDR4-3200 memory.

Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/m3&oldid=56033"
Facts about "R-Car M3 - Renesas"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
R-Car M3 - Renesas#package +
core count7 +
core nameCortex-A53 +, Cortex-A57 + and Cortex-R7 +
core voltage0.9 V (9 dV, 90 cV, 900 mV) +
designerRenesas + and ARM Holdings +
familyR-Car +
first announcedOctober 19, 2016 +
first launchedOctober 2016 +
full page namerenesas/r-car/m3 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuPowerVR GX6250 +
integrated gpu designerImagination Technologies +
io voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
isaARMv8 +
isa familyARM +
l1$ size480 KiB (491,520 B, 0.469 MiB) +
l1d$ size224 KiB (229,376 B, 0.219 MiB) +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
ldateOctober 2016 +
main imageFile:r-car m3.png +
manufacturerTSMC +
market segmentEmbedded +
max cpu count1 +
max memory bandwidth11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) +
max memory channels2 +
microarchitectureCortex-A53 +, Cortex-A57 + and Cortex-R7 +
model numberM3 +
nameR-Car M3 +
packageFCBGA-1022 +
part numberR8A77960Frequency +
process16 nm (0.016 μm, 1.6e-5 mm) +
series3rd Gen +
smp max ways1 +
supported memory typeLPDDR4-3200 +
technologyCMOS +
thread count7 +
word size64 bit (8 octets, 16 nibbles) +