From WikiChip
Difference between revisions of "intel/core i3/6120t"
Line 19: | Line 19: | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Skylake | |microarch=Skylake | ||
+ | |core name=Skylake S | ||
|core family=6 | |core family=6 | ||
|process=14 nm | |process=14 nm | ||
Line 26: | Line 27: | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=64 GiB | |max memory=64 GiB | ||
+ | |package module 1={{packages/intel/fclga-1151}} | ||
}} | }} | ||
'''Core i3-6120T''' is a {{arch|64}} [[dual-core]] low-end performance [[microprocessor]] set to be introduced by [[Intel]] in 2016. | '''Core i3-6120T''' is a {{arch|64}} [[dual-core]] low-end performance [[microprocessor]] set to be introduced by [[Intel]] in 2016. |
Revision as of 23:21, 6 July 2017
Template:mpu
Core i3-6120T is a 64-bit dual-core low-end performance microprocessor set to be introduced by Intel in 2016.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
L3$ | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB |
shared |
Expansions
Features
Facts about "Core i3-6120T - Intel"
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | shared + |
l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |