Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i3/i3-6102e"
m (Bot: corrected param) |
|||
| Line 1: | Line 1: | ||
{{intel title|Core i3-6102E}} | {{intel title|Core i3-6102E}} | ||
{{mpu | {{mpu | ||
| − | | name | + | |name=Core i3-6102E |
| − | | no image | + | |no image=Yes |
| − | | image | + | |image=skylake h (front).png |
| − | + | |designer=Intel | |
| − | + | |manufacturer=Intel | |
| − | | designer | + | |model number=i3-6102E |
| − | | manufacturer | + | |part number=CL8066202400105 |
| − | | model number | + | |s-spec=SR2DX |
| − | | part number | + | |market=Mobile |
| − | | | + | |first announced=October 12, 2015 |
| − | + | |first launched=October 12, 2015 | |
| − | + | |family=Core i3 | |
| − | + | |series=i3-6000 | |
| − | | market | + | |locked=Yes |
| − | | first announced | + | |frequency=1,900 MHz |
| − | | first launched | + | |bus type=DMI 3.0 |
| − | + | |bus links=4 | |
| − | + | |bus rate=8 GT/s | |
| − | + | |clock multiplier=19 | |
| − | | family | + | |isa=x86-64 |
| − | | series | + | |isa family=x86 |
| − | | locked | + | |microarch=Skylake |
| − | | frequency | + | |core name=Skylake H |
| − | | bus type | + | |core family=6 |
| − | | bus | + | |core model=94 |
| − | | bus rate | + | |core stepping=R0 |
| − | | clock multiplier | + | |process=14 nm |
| − | | | + | |transistors=1,750,000,000 |
| − | + | |technology=CMOS | |
| − | | isa family | + | |die area=98.57 mm² |
| − | | | + | |die length=10.3 mm |
| − | | | + | |die width=9.57 mm |
| − | | | + | |word size=64 bit |
| − | | core | + | |core count=2 |
| − | | core stepping | + | |thread count=4 |
| − | | process | + | |max cpus=1 |
| − | | die | + | |max memory=64 GiB |
| − | | word size | + | |tdp=25 W |
| − | | core count | + | |temp min=0 °C |
| − | | thread count | + | |temp max=100 °C |
| − | | max cpus | + | |tjunc min=0 °C |
| − | | max memory | + | |tjunc max=100 °C |
| − | + | |tstorage min=-25 °C | |
| − | + | |tstorage max=125 °C | |
| − | + | |package module 1={{packages/intel/fcbga-1440}} | |
| − | | tdp | + | |packaging=Yes |
| − | | | + | |package=FCLGA-1440 |
| − | | | + | |package type=FCLGA |
| − | | | + | |package pitch=0.65 mm |
| − | | | + | |package size=42 mm x 28 mm |
| − | | | + | |socket=LGA-1440 |
| − | | | + | |socket type=LGA |
| − | |||
| − | | packaging | ||
| − | | package | ||
| − | | package type | ||
| − | | package pitch | ||
| − | | package size | ||
| − | | socket | ||
| − | | socket type | ||
}} | }} | ||
'''Core i3-6102E''' is a {{arch|64}} [[dual-core]] low-end mobile performance [[microprocessor]] introduced by [[Intel]] late 2015. This processor, which is based on the {{intel|Skylake}} microarchitecture and manufactured in [[14 nm process]], has a base frequency of 1.9 GHz with a TDP of 25 W. This processor incorporates the {{intel|HD Graphics 530}} [[GPU]] clocked at 350 MHz with a max frequency of 950 MHz. | '''Core i3-6102E''' is a {{arch|64}} [[dual-core]] low-end mobile performance [[microprocessor]] introduced by [[Intel]] late 2015. This processor, which is based on the {{intel|Skylake}} microarchitecture and manufactured in [[14 nm process]], has a base frequency of 1.9 GHz with a TDP of 25 W. This processor incorporates the {{intel|HD Graphics 530}} [[GPU]] clocked at 350 MHz with a max frequency of 950 MHz. | ||
Revision as of 17:58, 4 July 2017
Template:mpu Core i3-6102E is a 64-bit dual-core low-end mobile performance microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 1.9 GHz with a TDP of 25 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 950 MHz.
Cache
- Main article: Skylake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
| L3$ | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB |
shared |
Graphics
| Integrated Graphic Information | |
| GPU | Intel HD Graphics 530 |
| Device ID | 0x191B |
| Displays | 3 |
| Frequency | 350 MHz 0.35 GHz
350,000 KHz |
| Max frequency | 950 MHz 0.95 GHz
950,000 KHz |
| Max memory | 64 GiB 65,536 MiB
67,108,864 KiB 68,719,476,736 B |
| Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
| DirectX | 12 |
| OpenGL | 4.4 |
| OpenCL | 2.0 |
| HDMI | 1.4a |
| DP | 1.2 |
| eDP | 1.3 |
| Max HDMI Res | 4096x2304 @24 Hz |
| Max DP Res | 4096x2304 @60 Hz |
| Max eDP Res | 4096x2304 @60 Hz |
| Intel Quick Sync Video | |
| Intel InTru 3D | |
| Intel Insider | |
| Intel WiDi (Wireless Display) | |
| Intel Clear Video | |
Memory controller
| Integrated Memory Controller | |
| Type | DDR3L-1600, LPDDR3-1866, DDR4-2133 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | Yes |
| Max bandwidth | 34.1 GB/s |
| Max memory | 64 GiB |
Expansions
Features
Facts about "Core i3-6102E - Intel"
| device id | 0x191B + |
| has feature | integrated gpu + |
| integrated gpu | Intel HD Graphics 530 + |
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
| integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
| integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | shared + |
| l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |