From WikiChip
Difference between revisions of "intel/core i3/i3-6100t"
m (Bot: corrected param) |
|||
Line 1: | Line 1: | ||
{{intel title|Core i3-6100T}} | {{intel title|Core i3-6100T}} | ||
{{mpu | {{mpu | ||
− | | name | + | |name=Core i3-6100T |
− | | no image | + | |no image=Yes |
− | + | |designer=Intel | |
− | + | |manufacturer=Intel | |
− | + | |model number=i3-6100T | |
− | | designer | + | |part number=CM8066201927102 |
− | | manufacturer | + | |part number 2=BX80662I36100T |
− | | model number | + | |part number 3=BXC80662I36100T |
− | | part number | + | |s-spec=SR2HE |
− | | part number 2 | + | |market=Desktop |
− | | part number 3 | + | |first announced=September 1, 2015 |
− | | | + | |first launched=September 1, 2015 |
− | | market | + | |family=Core i3 |
− | | first announced | + | |series=i3-6000 |
− | | first launched | + | |locked=Yes |
− | + | |frequency=3200 MHz | |
− | + | |bus type=DMI 3.0 | |
− | + | |bus rate=8 GT/s | |
− | | family | + | |clock multiplier=32 |
− | | series | + | |isa=x86-64 |
− | | locked | + | |isa family=x86 |
− | | frequency | + | |microarch=Skylake |
− | | bus type | + | |core name=Skylake S |
− | + | |core stepping=S0 | |
− | | bus rate | + | |process=14 nm |
− | | clock multiplier | + | |technology=CMOS |
− | + | |word size=64 bit | |
− | + | |core count=2 | |
− | | isa | + | |thread count=4 |
− | | isa | + | |max cpus=1 |
− | | microarch | + | |max memory=64 GiB |
− | + | |tdp=35 W | |
− | | core name | + | |temp min=0 °C |
− | | core stepping | + | |temp max=100 °C |
− | | process | ||
− | | | ||
− | | word size | ||
− | | core count | ||
− | | thread count | ||
− | | max cpus | ||
− | | max memory | ||
− | |||
− | |||
− | |||
− | | tdp | ||
− | | | ||
− | |||
− | |||
− | |||
− | | temp max | ||
− | |||
− | |||
|package module 1={{packages/intel/fclga-1151}} | |package module 1={{packages/intel/fclga-1151}} | ||
}} | }} |
Revision as of 18:09, 5 July 2017
Template:mpu Core i3-6100T is a 64-bit dual-core low-end desktop performance microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 3.2 GHz with a TDP of 35 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 950 MHz.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
L3$ | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB |
shared |
Graphics
Integrated Graphic Information | |
GPU | Intel HD Graphics 530 |
Device ID | 0x1912 |
Displays | 3 |
Frequency | 350 MHz 0.35 GHz
350,000 KHz |
Max frequency | 950 MHz 0.95 GHz
950,000 KHz |
Max memory | 64 GiB 65,536 MiB
67,108,864 KiB 68,719,476,736 B |
Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
DirectX | 12 |
OpenGL | 4.4 |
OpenCL | 2.0 |
HDMI | 1.4a |
DP | 1.2 |
eDP | 1.3 |
Max HDMI Res | 4096x2304 @24 Hz |
Max DP Res | 4096x2304 @60 Hz |
Max eDP Res | 4096x2304 @60 Hz |
Intel Quick Sync Video | |
Intel InTru 3D | |
Intel Insider | |
Intel WiDi (Wireless Display) | |
Intel Clear Video |
Memory controller
Integrated Memory Controller | |
Type | DDR3L-1333, DDR3L-1600, DDR4-1866, DDR4-2133 |
Controllers | 1 |
Channels | 2 |
ECC Support | Yes |
Max bandwidth | 34.1 GB/s |
Max memory | 64 GiB |
Expansions
Features
Facts about "Core i3-6100T - Intel"
device id | 0x1912 + |
has feature | integrated gpu + |
integrated gpu | Intel HD Graphics 530 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | shared + |
l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |