From WikiChip
Difference between revisions of "intel/core i3/6320t"
m (Bot: corrected mem) |
m (Bot: corrected param) |
||
Line 10: | Line 10: | ||
| model number = i3-6320T | | model number = i3-6320T | ||
| part number = CM8066201927003 | | part number = CM8066201927003 | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| part number 4 = | | part number 4 = | ||
+ | | part number 5 = | ||
| market = Desktop | | market = Desktop | ||
| first announced = May 9, 2016 | | first announced = May 9, 2016 |
Revision as of 17:23, 30 June 2017
Template:mpu
Core i3-6320T is a 64-bit dual-core low-end performance microprocessor set to be introduced by Intel in 2016.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
L3$ | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB |
shared |
Expansions
Features
Facts about "Core i3-6320T - Intel"
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | shared + |
l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |