Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon gold/5117"
| Line 59: | Line 59: | ||
| die length = | | die length = | ||
| word size = 64 bit | | word size = 64 bit | ||
| − | | core count = | + | | core count = 14 |
| − | | thread count = | + | | thread count = 28 |
| max cpus = 2 | | max cpus = 2 | ||
| max memory = | | max memory = | ||
| Line 108: | Line 108: | ||
| socket 0 type = LGA | | socket 0 type = LGA | ||
}} | }} | ||
| − | '''Xeon Gold 5117''' is a {{arch|64}} [[x86]] high-performance server [[ | + | '''Xeon Gold 5117''' is a {{arch|64}} [[x86]] high-performance server [[tetradeca-Core]] [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 5117 operates at 2 GHz. |
| Line 116: | Line 116: | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
{{cache size | {{cache size | ||
| − | |l1 cache= | + | |l1 cache=896 KiB |
| − | |l1i cache= | + | |l1i cache=448 KiB |
| − | |l1i break= | + | |l1i break=14x32 KiB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
| − | |l1d cache= | + | |l1d cache=448 KiB |
|l1d break=28x32 KiB | |l1d break=28x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d policy=write-back | |l1d policy=write-back | ||
| − | |l2 cache= | + | |l2 cache=14 MiB |
| − | |l2 break= | + | |l2 break=14x1 MiB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 policy=write-back | |l2 policy=write-back | ||
| − | |l3 cache= | + | |l3 cache=19.25 MiB |
| − | |l3 break= | + | |l3 break=14x1.375 MiB |
|l3 desc=11-way set associative | |l3 desc=11-way set associative | ||
|l3 policy=write-back | |l3 policy=write-back | ||
Revision as of 12:26, 4 June 2017
Template:mpu Xeon Gold 5117 is a 64-bit x86 high-performance server tetradeca-Core multiprocessor set to be introduced by Intel in the second quarter of 2017. This processor is based on the server configuration of the Skylake microarchitecture (a Skylake SP core) and is manufactured on Intel's 14 nm process. The 5117 operates at 2 GHz.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Skylake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||
|
||||||||||||
Features
[Edit/Modify Supported Features]
Facts about "Xeon Gold 5117 - Intel"
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions + and OS Guard + |
| has intel enhanced speedstep technology | true + |
| has intel supervisor mode execution protection | true + |
| has intel vpro technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| l1$ size | 896 KiB (917,504 B, 0.875 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 448 KiB (458,752 B, 0.438 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 448 KiB (458,752 B, 0.438 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 14 MiB (14,336 KiB, 14,680,064 B, 0.0137 GiB) + |
| l3$ description | 11-way set associative + |
| l3$ size | 19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) + |
| max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
| max memory channels | 6 + |
| supported memory type | DDR4-2666 + |
| x86/has memory protection extensions | true + |