From WikiChip
Difference between revisions of "intel/celeron/3855u"
< intel‎ | celeron

m (Bot: change package to new layout)
Line 51: Line 51:
 
| temp min          =  
 
| temp min          =  
  
−
| packaging          = Yes
+
|package module 1={{packages/intel/fcbga-1356}}
−
| package           = FCBGA1356
 
−
| package type      = FCBGA
 
−
| package pitch      =
 
−
| package size      = 42mm X 24mm
 
−
| socket            = BGA1356
 
−
| socket type        = BGA
 
 
}}
 
}}
 
The '''Intel Celeron 3855U''' is a [[dual-core]] [[64-bit architecture|64-bit]] mobile [[microprocessor]] released by [[Intel]] in the third quarter of 2015. The 3855U is designed to replace the {{intel|Broadwell}}-based celeron. Manufactured using 14nm process, the Skylake-based 3855U Celeron processor can be configured to run at down to 10 Watt TDP. This processor, just like its predecessor lack support for any of Intel's advanced technologies such as hyper-threading, trusted execution, transactional synchronization extensions (TSX), and turbo-boost.
 
The '''Intel Celeron 3855U''' is a [[dual-core]] [[64-bit architecture|64-bit]] mobile [[microprocessor]] released by [[Intel]] in the third quarter of 2015. The 3855U is designed to replace the {{intel|Broadwell}}-based celeron. Manufactured using 14nm process, the Skylake-based 3855U Celeron processor can be configured to run at down to 10 Watt TDP. This processor, just like its predecessor lack support for any of Intel's advanced technologies such as hyper-threading, trusted execution, transactional synchronization extensions (TSX), and turbo-boost.

Revision as of 22:40, 22 June 2017

Template:mpu The Intel Celeron 3855U is a dual-core 64-bit mobile microprocessor released by Intel in the third quarter of 2015. The 3855U is designed to replace the Broadwell-based celeron. Manufactured using 14nm process, the Skylake-based 3855U Celeron processor can be configured to run at down to 10 Watt TDP. This processor, just like its predecessor lack support for any of Intel's advanced technologies such as hyper-threading, trusted execution, transactional synchronization extensions (TSX), and turbo-boost.

Cache

Main article: Skylake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative
L3$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
shared

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 510
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 900 MHz
0.9 GHz
900,000 KHz
Max memory 1700 MB
"MB" is not declared as a valid unit of measurement for this property.
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12
OpenGL 4.4
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz

Memory controller

Integrated Memory Controller
Type DDR4-1866, DDR4-2133, LPDDR3-1600, LPDDR3-1866
Controllers 1
Channels 2
Max bandwidth 34,100 MB/s
Max memory 32,768 MB

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/3855u&oldid=46301"
Facts about "Celeron 3855U - Intel"
RDF feed
has featureintegrated gpu +
integrated gpuIntel HD Graphics 510 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency900 MHz (0.9 GHz, 900,000 KHz) +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ descriptionshared +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +