Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon plus/cn5750-1000bg1217-sp"
| Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
| − | | electrical = | + | | electrical = Yes |
| − | | power = | + | | power = 30 W |
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
Revision as of 13:51, 29 December 2016
Template:mpu CN5750-1000 SP is a 64-bit dodeca-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates twelve cnMIPS cores, operates at 1 GHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.
Contents
Cache
- Main article: cnMIPS § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options
|
|||||||||||
|
||||||||||||
Networking
Interface options:
- 8-lanes PCIe + 8-lanes PCIe
- 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
- 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]
 |
Networking
|
|||||
|
||||||
Hardware Accelerators
[Edit/Modify Accelerators Info]
 |
Hardware Accelerators
|
|||||||||||||||||
|
||||||||||||||||||
Block diagram
Datasheet
Facts about "CN5750-1000 SP - Cavium"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | CN5750-1000 SP - Cavium#io + |
| has ecc memory support | true + |
| has hardware accelerators for data compression | true + |
| has hardware accelerators for data decompression | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for tcp packet processing | true + |
| has hardware raid 5 support | true + |
| has hardware raid 6 support | true + |
| l1$ size | 576 KiB (589,824 B, 0.563 MiB) + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
| l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 8 + |
| supported memory type | DDR2-800 + |