Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon/cn3005-500bg350-cp"
(→Features) |
|||
| Line 143: | Line 143: | ||
}} | }} | ||
| − | == | + | == Hardware Accelerators == |
| − | + | {{accelerators | |
| − | + | |tcp=Yes | |
| − | + | |qos=Yes | |
| − | + | }} | |
== Block diagram == | == Block diagram == | ||
Revision as of 15:49, 10 December 2016
Template:mpu The CN3005-500 CP is a 64-bit single-core MIPS communication microprocessor (CP) designed by Cavium and introduced in 2006. This processor, which incorporates a single cnMIPS core, operates at 500 MHz and dissipates 4 Watts. This processors includes a number of hardware communication accelerators including units for high-performance packet I/O processing, QoS, and TCP acceleration. This MPU supports up to 2 GiB of DDR2-533 memory.
Contents
Cache
- Main article: cnMIPS § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||||
|
||||||||||||||||
Expansions
 |
Expansion Options
|
|||||||||||||||||||||||||
|
||||||||||||||||||||||||||
Networking
 |
Networking
|
|||||
|
||||||
Hardware Accelerators
[Edit/Modify Accelerators Info]
 |
Hardware Accelerators
|
|||||
|
||||||
Block diagram
Datasheet
Facts about "CN3005-500 CP - Cavium"
| has ecc memory support | false + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for tcp packet processing | true + |
| l1$ size | 24 KiB (24,576 B, 0.0234 MiB) + |
| l1d$ description | 64-way set associative + |
| l1d$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| l2$ description | 2-way set associative + |
| l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
| max memory bandwidth | 0.993 GiB/s (1,017 MiB/s, 1.066 GB/s, 1,066.402 MB/s, 9.698868e-4 TiB/s, 0.00107 TB/s) + |
| max memory channels | 1 + |
| supported memory type | DDR2-533 + |