Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-sc2"
| Line 1: | Line 1: | ||
{{pezy title|PEZY-SC2}} | {{pezy title|PEZY-SC2}} | ||
{{mpu | {{mpu | ||
| − | | future | + | |future=Yes |
| − | | name | + | |name=PEZY-SC2 |
| − | | no image | + | |no image=Yes |
| − | + | |designer=PEZY | |
| − | + | |manufacturer=TSMC | |
| − | + | |model number=PEZY-SC2 | |
| − | | designer | + | |market=Supercomputer |
| − | | manufacturer | + | |first announced=2015 |
| − | | model number | + | |first launched=2016 |
| − | + | |frequency=1,000 MHz | |
| − | | market | + | |process=16 nm |
| − | | first announced | + | |technology=CMOS |
| − | | first launched | + | |die area=620 mm² |
| − | + | |core count=2,048 | |
| − | + | |power=200 W | |
| − | + | |v core=0.8 V | |
| − | + | |electrical=Yes | |
| − | |||
| − | |||
| − | | frequency | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | process | ||
| − | |||
| − | | technology | ||
| − | | die area | ||
| − | |||
| − | |||
| − | |||
| − | | core count | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | power | ||
| − | | v core | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''PEZY-SC2''' ('''PEZY Super Computer 2''') is third generation [[many-core microprocessor]] developed by [[PEZY]] set to be released in late 2016 or early 2017. The SC2 is planned to have 4096 cores, 4 times as many cores as its predecessor. Unlike the {{pezy|PEZY-SC}} which had 2 {{armh|ARM926}}, the SC2 will be replaced by 12 {{mips|MIPS64}} cores. | '''PEZY-SC2''' ('''PEZY Super Computer 2''') is third generation [[many-core microprocessor]] developed by [[PEZY]] set to be released in late 2016 or early 2017. The SC2 is planned to have 4096 cores, 4 times as many cores as its predecessor. Unlike the {{pezy|PEZY-SC}} which had 2 {{armh|ARM926}}, the SC2 will be replaced by 12 {{mips|MIPS64}} cores. | ||
Revision as of 04:12, 23 June 2017
Template:mpu PEZY-SC2 (PEZY Super Computer 2) is third generation many-core microprocessor developed by PEZY set to be released in late 2016 or early 2017. The SC2 is planned to have 4096 cores, 4 times as many cores as its predecessor. Unlike the PEZY-SC which had 2 ARM926, the SC2 will be replaced by 12 MIPS64 cores.
PEZY-SC2 is planned to operate at 1 GHz and consume around 100 W while delivering performance in the order of 16.4 TFLOPS (single-precision) and 8.2 TFLOPS (double precision). The PEZY-SC2 is designed using over 2.4 billion gates and will be manufactured on TSMC's 16 nm process.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |