Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "pezy/pezy-scx/pezy-sc3"
(Created page with "{{pezy title|PEZY-SC3}} '''PEZY-SC3''' ('''PEZY Super Computer 3''') is fourth generation many-core microprocessor planned by PEZY. The SC3 is planned to have at least...") |
|||
| Line 5: | Line 5: | ||
{{unknown features}} | {{unknown features}} | ||
| + | |||
| + | |||
| + | == Memory controller == | ||
| + | {{memory controller | ||
| + | |type=DDR4-3600 | ||
| + | |ecc=Yes | ||
| + | |controllers=4 | ||
| + | |channels=4 | ||
| + | |max bandwidth=107.3 GiB/s | ||
| + | |bandwidth qchan=107.3 GiB/s | ||
| + | }} | ||
| + | |||
| + | {{memory controller | ||
| + | |wide-io clock=2,000 MHz | ||
| + | |wide-io width=3,072 bit | ||
| + | |channels=8 | ||
| + | |max bandwidth=11.18 TiB/s | ||
| + | }} | ||
Revision as of 05:00, 23 June 2017
PEZY-SC3 (PEZY Super Computer 3) is fourth generation many-core microprocessor planned by PEZY. The SC3 is planned to have at least 8192 cores, twice as many cores as its predecessor.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Memory controller
 |
Integrated Memory Controller
|
|||||||||||
|
||||||||||||
|
Integrated Memory Controller
|
|||||||||
|
||||||||||
Facts about "PEZY-SC3 - PEZY"
| has ecc memory support | true + and false + |
| max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + and 11,448.32 GiB/s (11,723,079.68 MiB/s, 12,292.54 GB/s, 12,292,539.999 MB/s, 11.18 TiB/s, 12.293 TB/s) + |
| max memory channels | 4 + and 8 + |
| supported memory type | DDR4-3600 + |