-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "amd/k6-2/k6-2-300afr"
Line 28: | Line 28: | ||
| clock multiplier = 3 | | clock multiplier = 3 | ||
| cpuid = 580 | | cpuid = 580 | ||
− | | | + | | cpuid 2 = 58C |
| microarch = K6-2 | | microarch = K6-2 |
Revision as of 20:58, 3 August 2016
Template:mpu K6-2/300AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 300 MHz with a FSB of 100 MHz consumed 17.2 W. Note that K6-2/300AFR-66 is an identical model with a multiplier of 4.5 instead of 3 designed to support a 66 MHz bus instead.