Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-2/k6-2-333afr-66"
| Line 28: | Line 28: | ||
| clock multiplier = 5 | | clock multiplier = 5 | ||
| cpuid = 580 | | cpuid = 580 | ||
| + | | cpuid2 = 58C | ||
}} | }} | ||
'''K6-2/333AFR-66''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 333 MHz with a [[FSB]] of 66 MHz consumed 12.2 W. Note that this is an identical model to {{\\|K6-2-333AFR|K6-2/333AFR}} with a multiplier of 5 instead of 3.6 designed to support a 66 MHz bus instead of 95 MHz. | '''K6-2/333AFR-66''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 333 MHz with a [[FSB]] of 66 MHz consumed 12.2 W. Note that this is an identical model to {{\\|K6-2-333AFR|K6-2/333AFR}} with a multiplier of 5 instead of 3.6 designed to support a 66 MHz bus instead of 95 MHz. | ||
Revision as of 19:50, 3 August 2016
Template:mpu K6-2/333AFR-66 was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 333 MHz with a FSB of 66 MHz consumed 12.2 W. Note that this is an identical model to K6-2/333AFR with a multiplier of 5 instead of 3.6 designed to support a 66 MHz bus instead of 95 MHz.