Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "amd/am8086/j8086-2"
| Line 86: | Line 86: | ||
* Direct addressing up to 1 MB | * Direct addressing up to 1 MB | ||
* 16-bit arithmetic | * 16-bit arithmetic | ||
| + | |||
| + | == Documents == | ||
| + | |||
| + | === Datasheets === | ||
| + | * [[:File:Am8086 (01966, Rev B).pdf|Am8086 (01966, Rev B)]]; Publication #01966 Rev B. | ||
Revision as of 23:21, 4 June 2016
Template:mpu J8086-2 is a second-sourced 8086 designed by Intel and manufactured by AMD in a 44-pin Plastic Leaded Chip Carrier. This chip operated at 8 MHz.
Contents
Cache
- Main article: 8086 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KB "KB" is not declared as a valid unit of measurement for this property. |
1x0 KB |
Features
- ISA-compatible with 8080
- Direct addressing up to 1 MB
- 16-bit arithmetic
Documents
Datasheets
- Am8086 (01966, Rev B); Publication #01966 Rev B.