Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:microarchitecture"
| Line 13: | Line 13: | ||
{{#if:{{{cores|}}}|{{!-}}|<div></div>}} | {{#if:{{{cores|}}}|{{!-}}|<div></div>}} | ||
{{#if:{{{cores|}}}|{{!}} '''Cores''' {{!}}{{!}} <!-- | {{#if:{{{cores|}}}|{{!}} '''Cores''' {{!}}{{!}} <!-- | ||
| − | -->[[core count::{{{cores}}}]]<-- | + | -->[[core count::{{{cores}}}]]<!-- |
-->{{#if:{{{cores 2|}}}|, [[core count::{{{cores 2}}}]]}}<!-- | -->{{#if:{{{cores 2|}}}|, [[core count::{{{cores 2}}}]]}}<!-- | ||
-->{{#if:{{{cores 3|}}}|, [[core count::{{{cores 3}}}]]}}<!-- | -->{{#if:{{{cores 3|}}}|, [[core count::{{{cores 3}}}]]}}<!-- | ||
Revision as of 13:54, 14 May 2016
Code
{{microarchitecture
| atype = "CPU" or "GPU" (meta-related)
| name =
| designer =
| manufacturer =
| introduction =
| phase-out =
| process =
| cores =
| cores 2 =
| cores N =
| type = <!-- e.g. "Superscalar" -->
| type 2 =
| type N =
| oooe = <!-- Yes or No only -->
| speculative = <!-- Yes or No only -->
| renaming = <!-- Yes or No only -->
| stages = <!-- ONLY IF FIXED SIZE, otherwise use below for range -->
| stages min =
| stages max =
| decode = 2-way
| isa =
| isa 2 =
| isa N =
| feature =
| extension =
| extension 2 =
| extension N =
| l1i =
| l1i per =
| l1i desc =
| l1d =
| l1d per =
| l1d desc =
| l2 =
| l2 per =
| l2 desc =
| l3 =
| l3 per =
| l3 desc =
| core name =
| core name 2 =
| core name N =
| predecessor =
| predecessor link =
| successor =
| successor link =
| successor 2 =
| successor 2 link =
| successor N =
| successor N link =
}}