Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i3/6120t"
| Line 15: | Line 15: | ||
| part number 4 = | | part number 4 = | ||
| market = Desktop | | market = Desktop | ||
| − | | first announced = | + | | first announced = May 9, 2016 |
| − | | first launched = | + | | first launched = June 3, 2016 |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
Revision as of 16:15, 13 May 2016
Template:mpu
Core i3-6120T is a 64-bit dual-core low-end microprocessor set to be introduced by Intel in 2016.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Skylake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
| L1D$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
| L2$ | 512 KB "KB" is not declared as a valid unit of measurement for this property. |
2x256 KB 4-way set associative (per core, write-back) |
| L3$ | 3 MB "MB" is not declared as a valid unit of measurement for this property. |
shared |
Expansions
Features
Facts about "Core i3-6120T - Intel"
| l1d$ description | 8-way set associative + |
| l1i$ description | 8-way set associative + |
| l2$ description | 4-way set associative + |
| l3$ description | shared + |