From WikiChip
Difference between revisions of "intel/core i3/i3-6100h"
< intel‎ | core i3

(Created page with "{{intel title|Core i3-6100H}} {{mpu | name = | no image = Yes | image = | image size = | caption = | designer...")
 
Line 60: Line 60:
 
}}
 
}}
 
'''Core i3-6100H''' is a {{arch|64}} [[dual-core]] low-end mobile [[microprocessor]] introduced by [[Intel]] late 2015. This processor, which is based on the {{intel|Skylake}} microarchitecture and manufactured in [[14 nm process]], has a base frequency of 2.7 GHz with a TDP of 35 W. This processor incorporates the {{intel|HD Graphics 530}} [[GPU]] clocked at 350 MHz with a max frequency of 900 MHz.
 
'''Core i3-6100H''' is a {{arch|64}} [[dual-core]] low-end mobile [[microprocessor]] introduced by [[Intel]] late 2015. This processor, which is based on the {{intel|Skylake}} microarchitecture and manufactured in [[14 nm process]], has a base frequency of 2.7 GHz with a TDP of 35 W. This processor incorporates the {{intel|HD Graphics 530}} [[GPU]] clocked at 350 MHz with a max frequency of 900 MHz.
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 +
{{cache info
 +
|l1i cache=64 KB
 +
|l1i break=2x32 KB
 +
|l1i desc=8-way set associative
 +
|l1i extra=(per core, write-back)
 +
|l1d cache=64 KB
 +
|l1d break=2x32 KB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core, write-back)
 +
|l2 cache=512 KB
 +
|l2 break=2x256 KB
 +
|l2 desc=4-way set associative
 +
|l2 extra=(per core, write-back)
 +
|l3 cache=3 MB
 +
|l3 desc=shared
 +
}}

Revision as of 02:53, 13 May 2016

Template:mpu Core i3-6100H is a 64-bit dual-core low-end mobile microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 2.7 GHz with a TDP of 35 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 900 MHz.

Cache

Main article: Skylake § Cache
Cache Info [Edit Values]
L1I$ 64 KB
"KB" is not declared as a valid unit of measurement for this property.
2x32 KB 8-way set associative (per core, write-back)
L1D$ 64 KB
"KB" is not declared as a valid unit of measurement for this property.
2x32 KB 8-way set associative (per core, write-back)
L2$ 512 KB
"KB" is not declared as a valid unit of measurement for this property.
2x256 KB 4-way set associative (per core, write-back)
L3$ 3 MB
"MB" is not declared as a valid unit of measurement for this property.
shared
Facts about "Core i3-6100H - Intel"
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description4-way set associative +
l3$ descriptionshared +