Difference between revisions of "intel/mcs-8/isa"

Revision as of 20:18, 26 March 2016

8008 ISA
Developer	Intel Datapoint Corporation
Implementation	8008
Dev model	proprietary
Design	Von Neumann architecture
Data word size	8 bit 1 octets 2 nibbles
Instruction word size	8 bit 1 octets
Instructions	48
Introduction	1972
Version	1
Format	register-register
Endianness	bi-endian
Registers	0
GPRs	7 (scratchpad)
ISAs • By Company • By Inst • By Data

The 8008 ISA (or MCS-8 ISA) was an instruction set architecture introduced by Intel in 1972 and was used in the 8008 and 8008-1 microprocessors.

This ISA has an 8-bit data and address bus. This architecture included seven 8-bit registers, 48 instructions, and interrupt capability.

Registers

The 8008 had seven scratchpad registers. A few of them had additional capabilities - A is used an an accumulator register. Registers H & L are high-order and low-order words of a 14-bit address.

Register	Size	Purpose
A	8 bit	Accumulator
B	8 bit	GP
C	8 bit	GP
D	8 bit	GP
E	8 bit	GP
H	8 bit	High-order word
L	8 bit	Low-order word

ISA

Data on the 8008 is always stored in an 8-bit binary integer.

Data Word

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

Instructions can be made of 1-3 bytes depending on operation. Multi-byte instructions must be stored in successive order in memory. Typical operations involving register-register operations such as arithmetic and logic operations only require one byte and take the following form:

1-Byte Inst

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

OPCode

Instructions that involve an immediate value have 2 bytes. The first bite stores the opcode and the second byte stores the 8-bit value.

2-Byte Inst

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

OPCode

Imm Value

Instructions involving an address (such as CALL and JUMP) require a 14-bit address. This is done via a 3-byte instruction where the first byte is the opcode, the second byte is the low-order word, and the third byte is the high-order word. Note that the 2 MSBs on the high-order word are don't cares.

3-Byte Inst

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

X₇ X₆ D₅ D₄ D₃ D₂ D₁ D₀

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

OPCode

High-Order Addrs

Low-Order Addrs

Listing

The 8008 ISA has 48 instructions broken a number of groups:

Index Register Instructions
Accumulator Group Instructions
Program Counter and Stack Control Instructions
Input/Output Instructions
Machine Instructions

In 1972, Intel introduce their first set of mnemonics for their instructions. This original set consists of three characters which meant it could easily be encoded into a lookup table. A few years later, when they released their 8080 and its instruction set, they also revamped the 8008 mnemonics to match the 8080's ones more closely. The newer mnemonics resemble a primitive version of modern x86 mnemonics. Since 8008 programs can be found using bother mnemonics, both the "old" and the "new" mnemonics are listed below. Both mnemonics results in identical binary values.

8008 ISA
Mnemonic (old)
Index Register Instructions Load instructions do not affect any flag. The Inc and Dec instructions affect all flags except carry.
LR_dR_s	MOV R_d, R_s	11 DDD SSS₂	R_d = R_s
LR_dM	MOV R_d, M	11 DDD 111₂	R_d = Mem
LMR_s	MOV R_s, M	11 111 SSS₂	Mem = R_s
LR_dI	MVI R_d, Imm	00 DDD 110₂ BB BBB BBB₂	R_d = B₇...B₀
LMI	MVI M, Imm	00 111 110₂ BB BBB BBB₂	Mem = B₇...B₀
INR_d	INR R_d	00 DDD 000₂	R_d = R_d + 1 (R_d ≠ A)
DCR_d	DCR R_d	00 DDD 001₂	R_d = R_d - 1 (R_d ≠ A)
Accumulator Group Instructions The result of an ALU instruction affect all flags. The rotation instructions only affect the carry flag.
Program Counter and Stack Control Instructions
JMP	JMP	01 XXX 100₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	Unconditional Jump to B₁₃...B₀
JFC	JNC	01 000 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If carry = 0, jump to B₁₃...B₀
JFZ	JNZ	01 001 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If result ≠ 0, jump to B₁₃...B₀
JFS	JP	01 010 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If sign = 0 (positive), jump to B₁₃...B₀
JFP	JPO	01 011 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If parity = 0 (odd), jump to B₁₃...B₀
JC	JC	01 100 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If carry = 1, jump to B₁₃...B₀
JZ	JZ	01 101 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If result = 0, jump to B₁₃...B₀
JS	JM	01 110 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If sign = 1 (negative), jump to B₁₃...B₀
JP	JPE	01 111 000₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If parity = 1 (even), jump to B₁₃...B₀
CAL	CALL	01 XXX 110₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	Save current address onto the stack and jump to B₁₃...B₀
CFC	CNC	01 000 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If carry = 0, save current address and jump to B₁₃...B₀
CFZ	CNZ	01 001 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If result ≠ 0, save current address and jump to B₁₃...B₀
CFS	CP	01 010 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If sign = 0 (positive), save current address and jump to B₁₃...B₀
CFP	CPO	01 011 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If parity = 0 (odd), save current address and jump to B₁₃...B₀
CC	CC	01 100 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If carry = 1, save current address and jump to B₁₃...B₀
CZ	CZ	01 101 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If result = 0, save current address and jump to B₁₃...B₀
CS	CM	01 110 010₂ B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ X₁₅ X₁₄ B₁₃ B₁₂ B₁₁ B₁₀ B₉ B₈	If sign = 1 (negative), save current address and jump to B₁₃...B₀
CP	CPE	01 111 010₂ B₇B₆ B₅B₄B₃ B₂B₁B₀ X₁₅X₁₄ B₁₃B₁₂B₁₁ B₁₀B₉B₈	If parity = 1 (even), save current address and jump to B₁₃...B₀
RET	RET	00 XXX 111₂	Unconditionally return, down one stack level
RFC	RNC	00 000 011₂	If carry = 0, return, down one stack level
RFZ	RNZ	00 001 011₂	If result ≠ 0, return, down one stack level
RFS	RP	00 010 011₂	If sign = 0 (positive), return, down one stack level
RFP	RPO	00 011 011₂	If parity = 0 (odd), return, down one stack level
RC	RC	00 100 011₂	If carry = 1, return, down one stack level
RZ	RZ	00 101 011₂	If result = 0, return, down one stack level
RS	RM	00 110 011₂	If sign = 1 (negative), return, down one stack level
RP	RPE	00 111 011₂	If parity = 1 (even), return, down one stack level
RST	RST	00 AAA 101₂	Call the subroutine at memory AAA000 (up one stack level)
Input/Output Instructions
INP	IN	01 00M MM1₂	A = PORT[MMM]
OUT	OUT	01 RRM MM1₂	PORT[RRMMM] = A (RR ≠ 00)
Machine Instructions
HLT	HLT	00 000 00X₂	Enter STOPPED state; remain there until interupted
HLT	HLT	11 111 111₂	Enter STOPPED state; remain there until interupted

@@ Line 80: / Line 80: @@
 {{inst|mn=LR<sub>d</sub>M   |col 1=MOV R<sub>d</sub>, M |op={{bin|11 DDD 111}} |act=R<sub>d</sub> = Mem}}
 {{inst|mn=LMR<sub>s</sub>   |col 1=MOV R<sub>s</sub>, M |op={{bin|11 111 SSS}} |act=Mem = R<sub>s</sub>}}
-{{inst|mn=LR<sub>d</sub>I   |col 1=MVI R<sub>d</sub>, Imm |op={{bin|00 DDD 110}} {{bin|BB BBB BBB}} |act=R<sub>d</sub> = B<sub>7</sub>...B<sub>0</sub>}}
+{{inst|mn=LR<sub>d</sub>I   |col 1=MVI R<sub>d</sub>, Imm |op={{bin|00 DDD 110}}<br>{{bin|BB BBB BBB}} |act=R<sub>d</sub> = B<sub>7</sub>...B<sub>0</sub>}}
-{{inst|mn=LMI   |col 1=MVI M, Imm |op={{bin|00 111 110}} {{bin|BB BBB BBB}} |act=Mem = B<sub>7</sub>...B<sub>0</sub>}}
+{{inst|mn=LMI   |col 1=MVI M, Imm |op={{bin|00 111 110}}<br>{{bin|BB BBB BBB}} |act=Mem = B<sub>7</sub>...B<sub>0</sub>}}
 {{inst|mn=INR<sub>d</sub>   |col 1=INR R<sub>d</sub> |op={{bin|00 DDD 000}} |act=R<sub>d</sub> = R<sub>d</sub> + 1 ({{l|neq|R<sub>d</sub>|A}})}}
 {{inst|mn=DCR<sub>d</sub>   |col 1=DCR R<sub>d</sub> |op={{bin|00 DDD 001}} |act=R<sub>d</sub> = R<sub>d</sub> - 1 ({{l|neq|R<sub>d</sub>|A}})}}
@@ Line 88: / Line 88: @@
 {{inst|cols=4|section=<span id="pc_and_stack">'''Program Counter and Stack Control Instructions'''</span>}}
+{{inst|mn=JMP |col 1=JMP  |op={{bin|01 XXX 100}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=Unconditional Jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JFC |col 1=JNC  |op={{bin|01 000 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If carry = 0, jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JFZ |col 1=JNZ  |op={{bin|01 001 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If {{l|neq|result|0}}, jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JFS |col 1=JP  |op={{bin|01 010 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If sign = 0 (positive), jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JFP |col 1=JPO  |op={{bin|01 011 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If parity = 0 (odd), jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JC |col 1=JC  |op={{bin|01 100 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If carry = 1, jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JZ  |col 1=JZ  |op={{bin|01 101 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If result = 0, jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JS  |col 1=JM  |op={{bin|01 110 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If sign = 1 (negative), jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=JP  |col 1=JPE  |op={{bin|01 111 000}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If parity = 1 (even), jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CAL |col 1=CALL  |op={{bin|01 XXX 110}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=Save current address onto the stack and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CFC |col 1=CNC  |op={{bin|01 000 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If carry = 0, save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CFZ |col 1=CNZ  |op={{bin|01 001 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If {{l|neq|result|0}}, save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CFS |col 1=CP  |op={{bin|01 010 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If sign = 0 (positive), save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CFP |col 1=CPO  |op={{bin|01 011 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If parity = 0 (odd), save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CC |col 1=CC  |op={{bin|01 100 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If carry = 1, save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CZ  |col 1=CZ  |op={{bin|01 101 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If result = 0, save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CS  |col 1=CM  |op={{bin|01 110 010}}<br>B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub> B<sub>3</sub> B<sub>2</sub> B<sub>1</sub> B<sub>0</sub><br>X<sub>15</sub> X<sub>14</sub> B<sub>13</sub> B<sub>12</sub> B<sub>11</sub> B<sub>10</sub> B<sub>9</sub> B<sub>8</sub> |act=If sign = 1 (negative), save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=CP  |col 1=CPE  |op={{bin|01 111 010}}<br>B<sub>7</sub>B<sub>6</sub> B<sub>5</sub>B<sub>4</sub>B<sub>3</sub> B<sub>2</sub>B<sub>1</sub>B<sub>0</sub><br>X<sub>15</sub>X<sub>14</sub> B<sub>13</sub>B<sub>12</sub>B<sub>11</sub> B<sub>10</sub>B<sub>9</sub>B<sub>8</sub> |act=If parity = 1 (even), save current address and jump to B<sub>13</sub>...B<sub>0</sub>}}
+{{inst|mn=RET  |col 1=RET  |op={{bin|00 XXX 111}}|act=Unconditionally return, down one stack level}}
+{{inst|mn=RFC  |col 1=RNC  |op={{bin|00 000 011}}|act=If carry = 0, return, down one stack level}}
+{{inst|mn=RFZ  |col 1=RNZ  |op={{bin|00 001 011}}|act=If {{l|neq|result|0}}, return, down one stack level}}
+{{inst|mn=RFS  |col 1=RP   |op={{bin|00 010 011}}|act=If sign = 0 (positive), return, down one stack level}}
+{{inst|mn=RFP  |col 1=RPO  |op={{bin|00 011 011}}|act=If parity = 0 (odd), return, down one stack level}}
+{{inst|mn=RC  |col 1=RC   |op={{bin|00 100 011}}|act=If carry = 1, return, down one stack level}}
+{{inst|mn=RZ  |col 1=RZ   |op={{bin|00 101 011}}|act=If result = 0, return, down one stack level}}
+{{inst|mn=RS  |col 1=RM   |op={{bin|00 110 011}}|act=If sign = 1 (negative), return, down one stack level}}
+{{inst|mn=RP  |col 1=RPE  |op={{bin|00 111 011}}|act=If parity = 1 (even), return, down one stack level}}
+{{inst|mn=RST  |col 1=RST  |op={{bin|00 AAA 101}}|act=Call the subroutine at memory AAA000 (up one stack level)}}
 {{inst|cols=4|section=<span id="io">'''Input/Output Instructions'''</span>}}
 {{inst|mn=INP |col 1=IN  |op={{bin|01 00M MM1}} |act=A = PORT[MMM]}}
 {{inst|mn=OUT |col 1=OUT |op={{bin|01 RRM MM1}} |act=PORT[RRMMM] = A ({{l|neq|RR|00}})}}
 {{inst|cols=4|section=<span id="machine">'''Machine Instructions'''</span>}}
 {{inst|mn=HLT |col 1=HLT |op={{bin|00 000 00{{X}}}} |act=Enter STOPPED state; remain there until interupted}}

designer	Intel + and Datapoint Corporation +
first launched	1972 +
full page name	intel/mcs-8/isa +
implementation	8008 - Intel +
instance of	instruction set architecture +
instruction count	48 +
instruction word size	8 bit (1 octets) +
name	8008 +
word size	8 bit (1 octets, 2 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Revision as of 20:18, 26 March 2016

Contents

Registers

ISA

Listing

See also