From WikiChip
Difference between revisions of "24-bit architecture"

(Created page with "{{Architecture sizes}} The '''24-bit''' architecture is a microprocessor architecture that has a datapath width or a highest operand width of 24 bits or 3 oc...")
 
m
Line 1: Line 1:
 
{{Architecture sizes}}
 
{{Architecture sizes}}
The '''24-bit''' [[architecture]] is a [[microprocessor]] architecture that has a [[datapath]] width or a highest [[operand]] width of 24 bits or 3 [[octet]]s. These architectures typically have a matching [[register file]] with [[registers]] width of 24 bits.
+
The '''24-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 24 bits or 3 [[octet]]s. These architectures typically have a matching [[register file]] with [[registers]] width of 24 bits.
  
 
== 24-bit digital signal processors ==
 
== 24-bit digital signal processors ==

Revision as of 23:02, 16 January 2016

Architecture word sizes
v · d · e

The 24-bit architecture is a microprocessor or computer architecture that has a datapath width or a highest operand width of 24 bits or 3 octets. These architectures typically have a matching register file with registers width of 24 bits.

24-bit digital signal processors


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.