From WikiChip
Difference between revisions of "2-bit architecture"
(Created page with "{{Architecture sizes}} The '''2-bit''' computer architecture is a microprocessor architecture that has a datapath width or a highest operand width of 2 bit. Th...") |
m |
||
Line 1: | Line 1: | ||
{{Architecture sizes}} | {{Architecture sizes}} | ||
− | The '''2-bit''' [[computer architecture]] is a [[microprocessor]] architecture that has a [[datapath]] width or a highest [[operand]] width of 2 | + | The '''2-bit''' [[computer architecture]] is a [[microprocessor]] architecture that has a [[datapath]] width or a highest [[operand]] width of 2 bits. These architectures typically have a matching [[register file]] with [[registers]] width of 2 bits. Very few 2-bit architecture CPUs were commercially marketed, most were [[bit-slice microprocessor]]s. |
== 2-bit microprocessors == | == 2-bit microprocessors == |
Revision as of 22:32, 29 October 2015
The 2-bit computer architecture is a microprocessor architecture that has a datapath width or a highest operand width of 2 bits. These architectures typically have a matching register file with registers width of 2 bits. Very few 2-bit architecture CPUs were commercially marketed, most were bit-slice microprocessors.