Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a34"
(Created page with "{{armh title|Cortex-A34|arch}} {{microarchitecture |atype=CPU |name=Cortex-A34 |designer=ARM Holdings |manufacturer=TSMC |stages=8 |isa=ARMv8 AArch64 |extension=NEON (optional...") |
(Add codename from Arm Technical Reference Manual) |
||
| (One intermediate revision by one other user not shown) | |||
| Line 15: | Line 15: | ||
|predecessor link=arm_holdings/microarchitectures/cortex-a35 | |predecessor link=arm_holdings/microarchitectures/cortex-a35 | ||
}} | }} | ||
| − | '''Cortex-A34''' is the successor to the {{\\|Cortex-A35}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | + | '''Cortex-A34''' (codenamed '''Metis''') is the successor to the {{\\|Cortex-A35}}, an ultra-low power [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. |
== Architecture == | == Architecture == | ||
| Line 21: | Line 21: | ||
=== Key changes from {{\\|Cortex-A5}} === | === Key changes from {{\\|Cortex-A5}} === | ||
{{empty section}} | {{empty section}} | ||
| + | |||
| + | == Specifications == | ||
| + | {| class="wikitable" | ||
| + | |- | ||
| + | | Architecture || 64-Bit Armv8-A (AArch64 only) | ||
| + | |- | ||
| + | | Pipeline || In order | ||
| + | |- | ||
| + | | L1 I-Cache / D-Cache || 8k-64k | ||
| + | |- | ||
| + | | L2 Cache || 128KB-1MB | ||
| + | |- | ||
| + | | Multicore || 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 4 technology | ||
| + | |- | ||
| + | | ISA Support || AArch64 for 64-bit support and new architectural features<br />TrustZone security technology<br />Neon Advanced SIMD<br />DSP and SIMD extensions<br />VFPv4 Floating point<br />Hardware virtualization support | ||
| + | |- | ||
| + | | Debug & Trace || CoreSight SoC-400 | ||
| + | |} | ||
Latest revision as of 03:34, 4 December 2021
| Edit Values | |
| Cortex-A34 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Pipeline | |
| Stages | 8 |
| Instructions | |
| ISA | ARMv8 AArch64 |
| Extensions | NEON (optional), Cryptography (optional) |
| Cache | |
| L1I Cache | 8k-64k |
| L1D Cache | 8k-64k |
| L2 Cache | 128KB-1MB |
| Succession | |
Cortex-A34 (codenamed Metis) is the successor to the Cortex-A35, an ultra-low power ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Architecture[edit]
Key changes from Cortex-A5[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Specifications[edit]
| Architecture | 64-Bit Armv8-A (AArch64 only) |
| Pipeline | In order |
| L1 I-Cache / D-Cache | 8k-64k |
| L2 Cache | 128KB-1MB |
| Multicore | 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 4 technology |
| ISA Support | AArch64 for 64-bit support and new architectural features TrustZone security technology Neon Advanced SIMD DSP and SIMD extensions VFPv4 Floating point Hardware virtualization support |
| Debug & Trace | CoreSight SoC-400 |
Facts about "Cortex-A34 - Microarchitectures - ARM"
| codename | Cortex-A34 + |
| designer | ARM Holdings + |
| full page name | arm holdings/microarchitectures/cortex-a34 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 AArch64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A34 + |
| pipeline stages | 8 + |
